# **Karunya University**

(Declared as Deemed to be University under Sec.3 of the UGC Act, 1956)

#### **End Semester Examination – May / June 2009**

**Subject Title: DIGITAL ELECTRONICS** Time: 3 hours **Subject Code:** EC209 **Maximum Marks: 100** 

## **Answer ALL questions** $PART - A (10 \times 1 = 10 MARKS)$

- 1. Convert  $(0.6875)_{10}$  to binary.
- Name different types of codes.
- 3. Differentiate between an encoder and decoder.
- 4. What is the necessity for parity generation and checking?
- Define excitation table.
- 6. Define shift register.
- 7. Give examples of two programmable logic devices.
- Which are the two logic families no longer used in the design of digital systems?
- 9. What do a state table consists of?
- 10. Differentiate between synchronous and asynchronous sequential circuits.

#### $PART - B (5 \times 3 = 15 \text{ MARKS})$

- 11. What is EBCDIC code and which code replace this type of code.
- 12. Draw the symbol, input & out put signal and truth table of 2-input AND gate.
- 13. Explain with logical diagram and functional table the SR latch with NOR gate.
- 14. What is state diagram? Explain with example.
- 15. What is ROM? Explain?

### $PART - C (5 \times 15 = 75 MARKS)$

- 16. Convert the following decimal numbers to their equivalent octal numbers.  $(4429.635)_{10}$ b.  $(791.125)_{10}$ c.  $(11.9375)_{10}$ (5 + 5 + 5)
- (OR) Find the canonical product of sum (POS) form and sum of product (POS) form 17. a.
- of the function  $F(A, B, C) = (\overline{A}) \cdot (B + \overline{C})$ (7+8)
  - b. Minimize the Boolean function  $F = \overline{ABC} + \overline{ABC} + A\overline{BC} + A\overline{BC} + AB\overline{C} = \sum_{i=0}^{n} (0,2,4,6)$  using k-map.
- 18. a. Design and explain the operation of a 4 bit binary adder? (7.5)
  - Describe the working of a Binary to gray code converter. (7.5)b. (OR)
- Explain the full adder with block diagram and truth table. 19. a. (5)
  - b. Design an even parity generator and binary to seven segment display converter? (10)
- Implement a RS flip flop using (i) NAND gate (ii) NOR gate and explain with truth table.(8) 20. a.
  - Explain a 4 bit ring counter using JK flip flop. (7) (OR)

21.		ite short notes on Up/Down Counter. Shift registers using JK flip-flop.	(7) (8)	
22.		sign a sequential logic circuit that detects a pattern '01101' in a given input sequence bit eams.		
		(OR)		
23.	Wit	With the help of an example explain about.		
	a.	State reduction.	(7.5)	
	b.	Asynchronous sequential logic.	(7.5)	
24.	a.	Draw a basic ECL circuit diagram and explain its working principle.	(8)	
	b.	Draw a basic IIL circuit diagram and explain its working principle.	(7)	
		(OR)		
25.	a.	With the help of a suitable example explain how digital function are implemented using	,	
		PAL22V10 device	(8)	
	b.	Describe the operation of CMOS inverter	(7)	