

I

- ✓ 1. Memory Interfacing } Paul Chowdhry
- 2. I/O " }
- 3. Machine Instructions - Hayes
- 4. Control Unit Design - Morris Mano
- 5. ALU Data Path - "
- 6. Addressing Modes - "
- 7. Number System - "
- 8. Data Representation - "
- 9. Pipelining - Hayes

Compute

ALU,

Comput


I/O

Comput

Memo

Register

Introduction:



- 1 bit - 0 or 1 - 2
- 2 bit - 00, 10, 01, 11 - 4
- !
- k bits - - - - 2^k possibilities

Q- A digital system has 986 possibilities. The min^m. bits to represent - 2¹⁰
 10 bits.

9 Bit - 0 or 1

8 bits - 1 byte

1024 bytes - 1 KB

1024 KB = 1 MB

1024 MB - 1 GB

Computer Architecture:

It deals with instructions, addressing modes, ALU, Pipelining etc. (Internal Design).


Computer Organisation:

It deals with how various memory and I/O interact with a system.

Computer Design:


It deals with hardware design.

Memory Interfacing -



Memory Hierarchy:

• If found
• In Case



Cache levels } Random Access
Main Memory }
Magnetic Disks → Semi Random Access
Magnetic Tapes → Sequential Access


• The purpose of memory hierarchy is to bridge the speed mismatch b/w fast processor to slowest memory at reasonable cost.

• The goal of Memory hierarchy is to minimize average access time, of entire memory system.


• Since some info. presents at each level,
 i^{th} C $(i+1)^{th}$ memory level

Case

• If processor refers to i th level memory, is found then 'Hit', otherwise 'Fault'. Shekar's Velocity
DATE: PAGE




• In a 2-level memory system -



$$T_{avg.} = H_1 \times T_1 + (1 - H_1) T_2$$

$$C_{avg./bit} = \frac{C_1 S_1 + C_2 S_2}{S_1 + S_2}$$

Case 2: Strict Hierarchy



$$T_{avg.} = H_1 \times T_1 + (1 - H_1) \times (T_2 + T_1)$$


$$C_{avg./bit} = \frac{C_1 S_1 + C_2 S_2}{S_1 + S_2}$$

edge
slowest

minimize

In a 3-level Memory System

Case 1: (default)




100 words
80% → 80 words → L₁ (Hit)
20% → 90% → L₂ ⇒ 18 words
 ↓
 H₂ (Hit) L₃ ⇒ 2 words

$$T_{avg} = H_1 \times T_1 + (1-H_1) H_2 \times T_2 + (1-H_1)(1-H_2) \times T_3$$

$$C_{avg/bit} = \frac{C_1 S_1 + C_2 S_2 + C_3 S_3}{S_1 + S_2 + S_3}$$

Case 2: (Strict Hierarchy)



Tavg
θ-
access
10, n_{T1}
L1
θ- A
access
in 3C
9)

$$T_{avg.} = H_1 \times T_1 + (1-H_1) H_2 \times (T_2+T_1) + (1-H_1)(1-H_2) (T_3+T_2+T_1)$$

$$C_{avg./bit} = \frac{C_1 S_1 + C_2 S_2 + C_3 S_3}{S_1 + S_2 + S_3}$$

Q- Consider a 2-level memory system, where the access time of level-1 & level-2 memories are 10_{T_1} ns & 150_{T_2} ns. What is the avg. access time, if the L1 Hit ratio is 90%?

$$\begin{aligned} T_{avg.} &= (0.9) \times 10 + 0.1 \times 150 \\ &= 9 + 15 \\ &= 24 \text{ ns} \end{aligned}$$

Q- A system is employing with 2-levels. The avg. access time w/o level-1 is 150 ns & with level 1 is 30 ns. The level 1 access time is 20 ns. What is
 1) Hit Ratio

$$T_2 = 150 \text{ ns}, T_1 = 20 \text{ ns.}$$

$$T_{avg.} = 30 \text{ ns}$$

$$30 = H_1 \times 20 + (1-H_1) \times 150$$

$$30 = 150 - 130 H_1$$

$$H_1 = \frac{120}{130} = \frac{12}{13}$$

$$= 92.33\%$$

Gold

(Hit)
words
words

$\times T_3$

2) If Hit ratio is made to 100%, what is the access time of L_1 & L_2 memories.

$$T_1 = 20 \text{ ns.}$$

$$T_2 = 150 \text{ ns.}$$

Note:

Hit ratio doesn't influence the individual access time of L_1 & L_2 . Therefore, $T_1 = 20 \text{ ns}$ & $T_2 = 150 \text{ ns}$, but the T_{avg} value will change.

Q-3) If T_{avg} is increased by 10%, what is the % of change in Hit ratio?

$$H \propto \frac{1}{T_{\text{avg}}}$$

$$T_{\text{avg}} = 30 + 10\% \text{ of } 30 \\ = 33 \text{ ns}$$

$$33 = H_1 \times 20 + (1 - H_1) \times 150$$

$$33 = 150 - 130H_1$$

$$H_1 = \frac{117}{130}$$

$$= 90\% \Rightarrow 2.33\% \text{ decreased.}$$

Q-
Time
1 ns,
are
with
T

Q- At 0.8 hit in level-1 memory, the avg. access time is increased by 20% from 60 ns. & the L_1 memory is 5 times faster than L_2 . What is the % of change in Hit ratio?

- A) 10% ↑ B) 20% ↑ C) 10% ↓ D) 20% ↓

$$T_{avg,1} = 60 \text{ ns}$$

$$T_{avg,2} = 60 + 60 \times 20\% \text{ of } 60 \\ = 60 + 12 \\ = 72$$

access

$$60 = 0.8 \times T_1 + 0.2 \times 5T_1$$

$$60 = 1.8T_1$$

$$T_1 = \frac{60}{1.8} = \frac{600}{18} = 33.33$$

$$= 33.33$$

$$72 = H_1 \times 33.33 + (1-H_1) \times 5 \times 33.33$$

$$72 = H_1 \times 33.33 + (1-H_1) \times 166.66 \text{ ns}$$

$$72 = 166.66 - 133.33 H_1$$

$$H_1 = \frac{94.66}{133.33}$$

$$= 10\% \downarrow$$

Q- Consider a system with 2-level cache, the access time of L1 cache, L2 cache and main memory are 1 ns, 10 ns & 500 ns. The hit rate of L1 & L2 caches are 0.8 & 0.9. What is T_{avg} , ignoring search time within cache.

$$T_{avg} = 0.8 \times 1 + 0.2 \times 0.9 \times 10 + 0.2 \times 0.1 \times 500$$

$$= 0.8 + 1.8 + 10$$

$$= 12.6$$

access

L1

the

Q- A system is employing with 3 levels. Date _____ Page _____
 access time of L_1 , L_2 & L_3 memories is 100 ns/word, 150 ns/word & 500 ns/word. The L_2 & L_3 memories are divided into a block of 5 words. When a page fault occurs in L_1 or L_2 , the processor must read from L_3 memory only. The H_1 & H_2 are 80% & 90%. What is T_{avg} ?

$$T_1 = 100 \text{ ns}$$

$$T_3 = 500 \times 5 = 2500 \text{ word ns}$$

$$T_2 = 150 \times 5 = 750 \text{ ns}$$

$$T_{avg} = 0.8 \times 100 + 0.2 \times 0.9 (100 + 750) + 0.2 \times 0.1 (100 + 750 + 2500)$$


$$= 80 + 0.9 \times 170 + 0.02 \times 3350$$

$$= 80 + 153 + 67$$

$$= 283 + 67$$

$$= 350$$

Cache Memory:



- It is small and fastest memory.
- By placing most frequently used data and instructions, in a small cache, the average access

Time can be minimized, thus improve the performance.

- The performance of cache is known with hit ratio.

$$\text{Hit Ratio} = \frac{\text{No. of hits}}{\text{Total References to Memory}} \times 100$$

- When miss occurs, the processor directly obtains from M.M and a copy of it is brought into cache for future references.

$$\text{Hit Ratio} = \frac{\text{No. of hits}}{\text{No. of hits} + \text{No. of misses}} \times 100$$

- Cache memory works on the principle called 'Locality of Reference'.


LoR:

It states that the references to memory at any given interval of time - tends to be confined within a few localised area in memory,

It can be

1) Spatial LoR

It means that instructions in closed proximity to a recently executed instruction.



750+2500)

• The increase in block size will increase Hit ratio or Performance.

• The first attempt to a word in a block is always a 'Miss' (Compulsory Miss).

Q

2) Temporal LOR:

It means that the recently accessed word (instructions or data) is likely to be needed very soon, and repeatedly.

for $(i = 1; i \leq 100; i++)$

$i = 1 \rightarrow$ miss

$(i = 2 \rightarrow 100) \rightarrow$ hit

$$\therefore \text{H.R.} = \frac{99}{100}$$

The misses due to capacity limitations are

"Capacity Misses"

• The performance of cache (Hit Ratio) depends on —

1) Cache Size (Small - KBs)

2) Cache Block Size (large enough)

3) No. of levels of cache (2-level)

4) Cache Mapping Technique (S - SAM)

5) Cache Replacement Policy (LRU)


6) Cache Update Policy

Cache Mapping Techniques:

Shekar's Victory
DATE _____ PAGE _____

The main memory of the system is having 1024 blocks and cache is of 64 blocks. Both partitioned into a block of 16 words.

A) Direct Mapping -



① No. of bit req. to address M.M
 $= 1024 \times 16 \text{ words}$
 $= 2^{10+4}$
 $= 2^{14}$
 $\equiv 14 \text{ bits required}$

page = No. of blocks in M.M. as in C.M.

No. of pages = $\frac{1024}{64}$

$= 16 \text{ pages}$

\downarrow
 $2^4 \equiv 4 \text{ bits (to represent page)}$

Gold i^{th} block of page $\equiv i^{\text{th}}$ block of cache.

• A M.M. block has fixed location in Cache. i.e. i^{th} block of a page mapped to i^{th} block of cache.

• Cache location for a memory block -

$$C.L.(M) = M \% n$$

$$= M \bmod n$$


$M \equiv$ Memory block member
 $n \equiv$ No. of cache blocks.

$$C.L.(0) = 0 \% 64 = 0$$

$$C.L.(65) = 65 \% 64 = 1$$

$$C.L.(1023) = 1023 \% 64 = 63$$

- The mapping process is simple.
- The replacement is done when same cache location block is found.
- The Hit ratio is very less.
- Accessing same block from diff. pages simultaneously is always a Miss (Conflict).
- The address is divided into




• The higher order bits of the address compared in parallel with all the tags associated with cache blocks. If a match is not found, then it is a Miss!

• The delay due to tag comparisons is called settling time or hit latency, or ~~Hit Delay~~.

• The no. of bits in the tag is called Tag Length or Tag Size.

• The max^m. no. of tag comparisons = 1.

B) Associative Mapping — (Fully Associative Mapping)




• A M.M. block can be placed at any location of cache.

• The replacement is done only when the cache is full.

• Member of Conflict Miss is 0.

• Hit Ratio is very high.

• The address is divided into



Gold

- The tag comparison is done sequentially.
- The complexity of comparison hardware is more.
- Max^m. no. of tag comparisons = no. of cache blocks (n)


e) Set Associative Mapping (SAM) -

K-way SAM.

- "2" - " "
- "3" - "SAM"
- "16" - "SAM"

- K is no. of blocks in a set.

2-way SAM:



$$\text{No. of Sets (P)} = \frac{n}{k} = \frac{64}{2} = 32 \text{ Sets}$$

$$\begin{aligned} \text{No. of pages} &= \frac{1024}{32} \\ &= 32 \text{ pages} \\ &= 5 \text{ bits req.} \end{aligned}$$

page - 00000

page - 00001

Page 1111)

- The Set location of the M.M. block

$$S.L.(M) = M \text{ mod } P$$


E.g.

$$S.L.(0) = 0 \text{ to } 32 \\ = 0$$

$$S.L.(32) = 32 \text{ to } 32 \\ = 0$$

$$S.L.(64) = 64 \text{ to } 32 \\ = 0$$

- A M.M. block can be placed with k alternatives in a set.
- The replacement is done when the set is full.
- Hit Ratio is Optimal.
- The address is divided into



- No. of ^{tag} comparisons = k .
- The complexity of h/w is optimal.
- ~~It~~ It is a combination of D.M. and A.M.
- It is a collection of D.Ms.
- If $k = 1$, SAM is DM.

$b=0$
 $b-1$
 \vdots
 $b-31$
 $b-32$
 \vdots
 $b-63$
 $b-64$
 \vdots
 $b-127$
 \vdots
 $0-193$
 \vdots
 $0-1023$

 -00000
 -00001
 \vdots
 \vdots
 11111

Q-1 A processor refers to the Cache Memory 1000 times. Out of which 150 references are resulting page fault due to conflicts, 100 of them are due to capacity limitations and 100 of them are due to Compulsory page faults. What is the hit ratio in D.M. & A.M.?


	DM	AM
150 → Conflict	150	X
100 → Capacity	100	100
100 → Compulsory	100	100
	350	200 miss

DM H.R. = $\frac{650}{1000} \times 100 = 65\%$

AM HR = $\frac{800}{1000} \times 100 = 80\%$


Q-2 Consider a cache with 256 blocks, of 16 words each. The M.M. is addressed with 16 bits. How the address is divided or what is the tag size -

1) DM



Tag Size = 4

2) AM



Tag Size = 12


3)

4)

Not

tag


3) 4-SAM



$$\begin{aligned} \text{No. of Set}(p) &= \frac{n}{k} \\ &= \frac{256}{4} \\ &= 64 \end{aligned}$$

Tag size = 6

4) 8-Way SAM



$$\begin{aligned} p &= \frac{256}{8} \\ &= 32 \end{aligned}$$

Tag size = 7 bits


Note: The increase of set size (k) increases

tag size.

- With respect to complexity → k is small.
- " " " " Performance → k is large.
(Hit Ratio)


Q- A 4-way SAM cache consists of a total of 64 blocks. The main memory contains 4096 blocks, each with 128 words. How the add. is divided?

$$P = \frac{4096}{4} = 1024$$



$$4096 \times 128 = 2^{12+7} \text{ words} = 2^{19} \text{ words}$$

19 bits req. to add. M.M.



$$P = \frac{64}{4} = 16 \text{ Sets}$$

Q- Consider a 8 Million word M.M. and 256 block cache. Both partitioned into 64 word blocks.

- 1) How the add. is divided?
 - 2) What is the tag size or tag comparator size?
 - 3) Max^m. no. of tag comparisons.
 - 4) Additional memory for tags.
 - 5) Cache Capacity or total Cache Size
- For DM, AM, 4-SAM & 8-SAM.

0

1)

2)

3)

4)

5)

Ans

2)

3)

4)

5)


4-8

P = :

64
each

DM 8 Mi

8M
 $8 \times 2^{10} \times 2^{10} \Rightarrow 2^{23}$ words
 +
 23 bits



2) 9


3) 1

4)
$$\frac{\text{No. of block} \times \text{tag size}}{8} = \frac{256 \times 9}{8}$$

5)
$$\text{C.C.} = \text{Cache Size} + \text{Tag Memory} + \text{Dirty bit Memory}$$

AM

1)



2) 17

3) 256

4)
$$\frac{256 \times 17}{8}$$


5) C.C. =

cek

?

4-SAM

1)



$P = \frac{256}{84} = 3$


2) 11

3) 4

4)
$$\frac{256 \times 11}{8}$$

5)

8-SAM




2) 12

3) 8

4)
$$\frac{256 \times 12}{8}$$

5)

Cache Capacity



$$C.C. = \text{Cache Size} + \text{Tag Memory} + \text{Dirty Bit Mapping}$$

Q.11:

Case 1:

By default 1 word = 1 byte.

$$C.C. = 256 \times 64 \times 1 \text{ byte} + \frac{256 \times 9}{8}$$

$$= -$$

Case 2:

Let size of a word is 32 bits (4 bytes)

$$C.C. = 256 \times 64 \times 4 + \frac{256 \times 9}{8}$$

* If dirty bit included,


$$C.C. = 256 \times 64 \times 4 + \frac{9 \times 256}{8} + \frac{256}{8}$$

Q.11
128
gener
m.
A
A-
wh
- If
wh
a
set
A
No.
ST.

Q. Consider a 4-SAM cache, ^{Shikhar's Victory} with a total of 128 lines. Each line holds 64 words and the CPU generates 20 bit address of a word ~~in~~ in M.M. How the add. is divided.

Ans

$$P = \frac{128}{4} = 32$$




Ans- A 2-SAM require 8 bit tag comparator while direct DM requires 6 bits tag comparator. If the delay of tag comparator is $120/k$ ns where k is size of tag comparator. Let there is a multiplexer of delay 3ns, what is the settling time in DM & SAM?

Ans $\frac{120}{6}$ D.M.

No. Multiplexer is required so

$$S.T. = \frac{120}{k} = \frac{120}{6} = 20 \text{ ns}$$

2-SAM Multiplexer is req.



$$S.T. = \frac{120}{8} + 3 = 18$$



Q. Consider 2 Cache Organisations, 1 is of 32KB.

2-SAM with 32-bit byte block size. Other is of same size but DM. The size of address is 32-bits in both cases. A 2×1 MUX has latency of 0.6 ns while a k-bit tag comparator has a latency of $k/10$ ns. The least latency of DM is H_1 & 2SAM is H_2 .

1) The value of H_1 is _____.

- ~~A) 2.4~~ B) 2.3 C) 1.8 D) 1.7

~~Ans~~ No. of block = $\frac{32KB}{32B} = 1K$



$$H_2 = 0.6 + \frac{k}{10}$$

$$= 0.6 + \frac{10}{10}$$

$$= 2.4$$

$$H_1 = \frac{k}{10}$$

$$= \frac{17}{10} = 1.7$$

Cache Replacement Policy:-

- A replacement policy is required for AM & SAM but not for DM.
- The replacement Policies are aimed to minimize miss penalty for future references.

The Replacement Strategy can be

- 1) Random - No specific Criteria to replace a block.
- 2) FIFO - The block which enters first is the candidate for replacement.
- 3) LRU - The block which has no references from the longest time. (Default method), called optimal algo.
- 4) LFU (Least Freq. Used) - The block with fewest references (counting method).

2-bits
6ns
of
SAM

Q - Consider a direct mapped cache with 8 Cache blocks (0-7). If the memory block requests are in the order (3, 5, 2, 8, 0, 6, 3, 9, 16, 20, 17, 25, 18, 30, 24, 2, 6, 3, 5, 8, 2, 17, 24), w.o.f. memory blocks will not be in the cache at the end of sequence?

- A) 3 B) 10 C) 20 D) 30

Ans -

0	8, 0, 16, 24
1	9, 17, 25, 17
2	2, 18, 2, 02
3	3
4	20
5	5
6	30
7	63

$3 \times 8 = 3$
 $5 \times 8 = 5$

Hit Ratio = $3/20$

M.R. = $17/20$

8SAM

size

Q- Consider a Fully Associative Cache, with 8 Cache blocks and the following sequence of memory block requests - (4, 3, 25, 8, 19, 6, 25, 8, 16, 35, 45, 22, 8, 3, 16, 25, 7). If LRU is used, which cache block will have memory block 7?

- A) 4 B) 5 C) 6 D) 7

Ans

0	4, 45
1	3, 22
2	25 25
3	8
4	19 3
5	8, 7
6	16 16
7	35

H.R. = 5/17

M.R. = 12/17

Q- Consider a 4-SAM with 16 Cache blocks, the memory block requests are in the order (0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 8, 48, 32, 73, 92, 155), w.o.f. memory block, will not be in the cache, if LRU is used?

- A) 3 B) 8 C) 129 D) 216

Set 0	0, 48
	4, 32
	8 8
	216, 92
Set 1	9
	133
	129, 73
Set 2	
Set 3	255, 155
	3
	159
	63

S.L.(M) = $m \div p$

$p = n \div k = \frac{16}{4} = 4$

S.L.(0) = $0 \div 4 = 0$

S.L.(255) = $255 \div 4 = 3$

H.R. = 1/17

M.R. = 16/17

Q- Co
If LRU
request
preser

Set

Set

Set

Set

Q- (4 b use follo


8, M

Set 0

Set 2

blocks
rest-
RU is
??

Q- Consider a 2-SAM has a total of 8 cache blocks. If LRU is used to replace for the memory block request (0, 3, 5, 9, 7, 16, 55). which memory block will present in the cache at the end of sequence?




$0.4 = 0$ $P = \frac{8}{2} = 4$
 A) 0, 3, 5, 9, 16, 55
 B) 0, 3, 5, 7, 9, 16, 55
 C) 0, 5, 7, 9, 16, 55
 D) 3, 5, 7, 9, 16, 55

Q- Consider a small 2-SAM with a total of 4 blocks. For choosing the blocks to be replace, use LRU scheme. The no. of cache misses for the following sequence of block address is -

$\frac{16}{4} = 4$

8, 12, 0, 8 is —
 ↓ ↓ ↓ ↓ ↓
 M M M H M



$P = \frac{4}{2} = 2$
 2/5
 No. of miss = $\frac{4}{5}$ out of 5

Q. Consider a 2-SAM, consisting of 2^c memory blocks and 2^c cache blocks. The cache location for the memory block K is _____.

- A) $K \bmod 2^c$
- B) $K \bmod 2^c$
- C) $K \bmod c$
- D) $2^c \bmod K$





$$P = \frac{2^c}{2} = c$$

$$S.L(K) = K \% P$$

$$= K \bmod c$$

Q. Consider the cache has 4 blocks. For the memory references (5, 12, 13, 17, 4, 12, 13, 17, 2, 13, 19, 13, 43, 461, 19). What is the H.R.?

- i) FIFO
- ii) LRU
- iii) DM
- iv) 2-SAM (LRU)



TO

1) W

and r

↳ I

↳ Alu

↳ Th

dropic

↳ E

↳ Th


2) W

associc

↳ Ne

↳ E

Cache Update Policy:



The update policy can be

1) Write-through Policy

- ↳ Simultaneous updation of a word in C.M. and M.M..
- ↳ Incomistency (Cache coherence) is resolved.
- ↳ Always I/O has correct data.
- ↳ The updation is done with bus increased bus traffic and overhead.
- ↳ Effective for less updations.
- ↳ The updation takes T_m time.

2) Write-Back Policy

- ↳ The updation in M.M. is postponed until the associated block is replaced.
- ↳ No additional bus traffic.
- ↳ Effective for more updations.

→ A word modified in a cache block is dirty block and the associated dirty bit is set to 1.

→ The block is transformed to M.M. and updated only when dirty bit is set to 1.

Note:

If no. of dirty blocks is 0, both Write-through & Write-back has same performance.


Q- A 64-word cache and M.M. are divided into 16 word blocks. The access time of Cache & M.M. is 10ns/words & 50ns/word. The H.R. for read operation is 80% & write operation is 90%. Whenever a page fault is generated, the associated block must be brought from M.M. to Cache for both Read & Write Operations. Let there are 40% dirty references for write Operations.

A) What is the average access time?

B) What is throughput?

→ If write-through updation scheme is used.

Ans



$H_r = 80\%$ $H_w = 90\%$

$f_r = 60\%$ $f_w = 40\%$

$$T_{avg} = f_r * T_{avg(r)} + f_w * T_{avg(w)}$$

Case-

Page No

Th

Case-II

$$T_{avg}(c) = H_R * T_c + (1 - H_R) (T_B + T_M)$$

$$= 0.8 * 10 + 0.2 * 810$$

$$= 8 + 162$$

$$= 170 \text{ ns}$$

Simultaneous
update in cache
& MM

$$T_{avg}(w) = H_w * T_M + (1 - H_w) (T_B + T_M)$$

$$= 0.9 * 50 + 0.1 * 130$$

$$= 45 + 13$$

$$= 58 \text{ ns}$$

Case-I

$$T_{avg}(c) = H_R * T_c + (1 - H_R) T_{B,M}$$

$$= 0.8 * 10 + 0.2 * 50$$

$$= 8 + 10$$

$$= 18 \text{ ns}$$

$$T_{avg}(w) = H_w * T_M + (1 - H_w) T_M$$

$$= 0.9 * 50 + 0.1 * 50$$

$$= 45 + 5$$

$$= 50 \text{ ns}$$

~~$T_{avg} = 170 + 18 = 188 \text{ ns}$~~

~~$T_{avg} = 170 + 130 = 300 \text{ ns}$~~

$$T_{avg} = 0.6 * 170 + 0.4 * 130$$

$$= 102 + 52$$

$$= 154 \text{ ns}$$

$$\text{Throughput (Performance)} = \frac{1}{T_{avg}}$$

$$= \frac{1}{154 * 10^{-9}} = \frac{1000}{154} \text{ M words/sec.}$$
$$= 6.5 \text{ MW/sec.}$$

Gold

Q. In the above problem if write-back update is used, what is T_{avg} and throughput?

Ans

$$T_{avg} = f_r * T_{avg(r)} + f_w * T_{avg(w)}$$

Case-2

$$T_{avg(r)} = (H_r * T_c + (1 - H_r) * (T_B + T_c))$$

$$= 170 \text{ ns}$$


$$T_{avg(w)} = H_w * (T_c + T_B) + (1 - H_w) * (T_B + T_c + T_B)$$

$$= 0.9 * 810 + 0.1 * 1610$$

$$= 729 + 161$$

$$= 890 \text{ ns}$$

Cache Updation
MM updation with x fer
Mapping MM to CM



Case-1

$$T_{avg(r)} = H_r * T_c + (1 - H_r) * T_m$$

$$= 18 \text{ ns}$$

$$T_{avg(w)} = H_w * (T_c + T_B) + (1 - H_w) * T_m$$

$$= 0.9 * 810 + 0.1 * 50$$

$$= 729 + 5$$

$$= 734$$

$$T_{avg} = 0.6 * 170 + 0.4 * 890$$

$$= 102 + 356$$

$$= 458 \text{ ns}$$

$$\text{Throughput} = \frac{1}{T_{avg}}$$

$$= \frac{1}{458 * 10^{-9}} = \frac{1000}{458} \text{ M words/sec} = 2.2$$

Cache

Pr - Con
occupie
and d
A) wh

Ans

Step 2

Step 3

A |
A |
2 element
A |
A |

adations

$$\frac{P_{CA}}{P_{CB}} = \frac{T_{avg CB}}{T_{avg CA}}$$


Cache Memory and Arrays:-

Q- Consider an array is A[100] and each element occupies 4 words, A 32 ~~bit~~ word cache is used and divided into 8 word blocks.

(T.B)


A) What is the H.R. for the statement

```
for (i=0; i<100; i++)
    A[i] = A[i] + 10;
```




Ans Step 1

Memory Structure



Step 2



Step 3

	R	R+W	
A(0) →	M	H	elements will shift from M.M to CM
A(1) →	H	H	
A(2) →	M	H	
A(3) →	H	H	

H.R. → $\frac{3}{4}$
⇒ 75%

2.2




b) what is the H.R for
for (i=0; i<100; i++)
x = A[i]+10;

Ans H.R. = $\frac{2}{4} = 50\%$

R
A(0) → M
A(1) → H
A(2) → M
A(3) → H
⋮

c) the no. of times, block 0 modified?


0, 8, 16, 24, 32, 40, 48, 56,
64, 72, 80, 88, 96
= 13 times



Q- Consider an array has 100 elements & each
element occupies 4 words. A 32 word
cache is used & divided into a block of 8 words
what is the H.R. -

A) for (i=0; i<10; i++)
for (j=0; j<10; j++)
A[i][j] = A[i][j]+10;

100 elements
1 element



a)

nx

b) Color

nxn


② Hor

③ (1)R

(ii) Column Major Order

R W
A(0)(0) → M H
A(0)(1) → M H

H.R. = $\frac{1}{2}$
= 50%



~~Ans~~ b) for (i=0; i<10; i++)


for (j=0; j<10; j++)

A[j][i] = A[j][i] + 10;

(i) Row Major Order

R W
A(0)(0) → M H
A(1)(0) → M H


H.R. = $\frac{1}{2}$
= 50%



(ii) Column Major

R W
A(0)(0) → M H
A(1)(0) → M H
A(2)(0) → M H
A(3)(0) → M H

H.R. = $\frac{3}{4}$ = 75%



Qr-
128
of si
each
for
for
initia
of ce
Ma.
(i) n
A) c
the
S
Pl
Row
□
00
2 step
Step 3
A
A
A

Q. A CPU has 32 KB direct mapped cache with 128 byte block size. Suppose "A" is ^{Shekar's Victory} DATE 2-D PAGE array of size 512x512 with elements, that occupying 8 bytes each. Consider the following two program segments -

P₁

```
for (i=0; i<512; i++)
  for (j=0; j<512; j++)
    x = x + A[i][j];
```

P₂

```
for (i=0; i<512; i++)
  for (j=0; j<512; j++)
    x = x + A[j][i];
```

P₁, P₂ are executed independently, with same initial state, i, j & x are in registers. Let the no. of cache miss is experienced by P₁ is M₁, & P₂ is M₂.

(i) M₁ = _____

A) 0

B) 1024

C) 16384


D) 262144

Ans


Step 1

P₁

Row Major



Column Major




Step 2

$$\frac{2^7}{2^3} \times \frac{2^{15}}{2^7} \Rightarrow \frac{2^6}{2^4} = 64 \text{ blocks}$$

$$2^4 \Rightarrow 16$$

Each block containing 16 element



Step 3

A(0)(0) → M
A(0)(1) → H

$$M.R. = \frac{15}{16}$$

A(0) ^{Gold}(15) → H

$$M.R. = \frac{1}{16}$$

$$\text{No. of total misses} = \frac{512 \times 512}{16} = 16384$$


b) $\frac{M_1}{M_2} = ?$

- A) 0 B) 16 C) $\frac{1}{16}$ D) 1

Ans

for P_2

- R
- A(0)(0) → M
 A(0)(0) → M
 A(2)(0) → M
 ⋮
 A(15)(0) → M



H.R. = 0

M.R. = $\frac{16}{16}$

$\frac{M_1}{M_2} = \frac{1/16}{16/16} = \frac{1}{16}$


$M_2 = \frac{512 \times 512}{16} \times 16$
 $= 262144$

Secondary or Auxiliary Storage Devices

① Magnetic Disks:

A magnetic disk is a thin circular metal plate, usually recorded on either side. The data on the disk organised as -

I
 track
 • Ec
 call
 • T
 • T
 disk
 • T
 •
 • M
 • T
 • I
 See
 desire



Data in disk

- A set on concentric circle called as track.
- Each track holds same no. of manageable units, called sectors.
- The universal size of a sector is 512 bytes.
- The disk space without format overhead is formatted disk space.
- The basic unit of transfer is a sector.
- The recording density

$$C = \text{No. of Bytes/cm.}$$
- Max^m. recording density is at inner most track.
- The data transfer rate

$$D = \text{No. of bytes/sec.}$$
- It depends on Rotations per Minute (RPM).

Seek Time (ts) :-

The time required for the R/W head to the desired track.

Gold

Rotational Latency (t_r)

or
latency
or

Rotational delay

→ The time required to
move R/W head to the
beginning of desired sector.

• If position of the sector is not known, the avg. rotational latency is one-half of a rotation.

i.e. $t_r = \frac{1}{2}$ rotation time.

• The access time of the disk


$$t = t_s + t_r$$

• The average access time of a disk


$$t_{avg.} = t_s + t_r + t_{data\ transfer} + t_{overhead}$$

↓
delay for setup with
controller.

• Magnetic disks are semi random access memories. i.e. reaching to the desired sector beginning is random and accessing bytes from it is sequential.



Constant Density




Constant Angular Velocity
(Same amount of data on
each track).
(Variable density)

• Eci
• Mu
3
1) Si
2) G
a
head /
On m
n - d
↓
n =
3) Si
of
V
C
C

• Each rotation of the disk covers one track.

• Multiple disks can be organised as,



3 Characteristics -


1) Single / Double Sided -
↓
default

2) Fixed or Movable R/W head.
↓
one R/W head / surface ↳ one R/W head for all surfaces.


↓
On one rotation
n - tracks covered
↓
n = no. of surfaces

↓
One one rotation
1 - track covered.

3) Single or Multiple Platter.
Single Platter



Multiple Platter



one R/W head per platter

• A vertical set of all tracks from same position in a disk pack forms a cylinder.

• No. of Cylinders = No. of track in a surface.

Q- Consider a disk pack with the following specifications

16 Surfaces, 128 track/surface, 256 sectors/tracks, and 512 bytes/sector.

A) what is the capacity of disk pack?

$$\begin{aligned} C &= 16 \times 128 \times 256 \times 512 \text{ bytes} \\ &= 2^{4+7+8+9} \text{ bytes} \\ &= 2^{28} \text{ B} \\ &= 3256 \text{ MB} \end{aligned}$$

B) The no. of bits is required to address the sector?

$$\begin{aligned} \text{Total no. of sectors} &= 16 \times 128 \times 256 \\ &= 2^{4+7+8} \\ &= 2^{19} \text{ sectors} \\ &\approx 19 \text{ bits required.} \end{aligned}$$

C) If the above disk pack, the format overhead is 32 bytes/sector. what is the formatted disk space?

$$\begin{aligned} &16 \times 128 \times 256 \times (512 - 32) \\ &= 2^{4+7+8} \times 480 \text{ Bytes} \\ &= 240 \text{ MB} \end{aligned}$$

D) In 64 bytes lost

E) Let what

Per

G


D) In the above disk pack, the format overhead is 64 bytes/sector. How much amount ^{Shekar's Victory} of memory is lost due to formatting?

$$\begin{aligned}
 & 16 \times 128 \times 256 \times 64 \\
 & = 2^{4+7+8+6} = 2^{25} \text{ B} \\
 & = 32 \text{ MB}
 \end{aligned}$$

E) Let the diameter of innermost track is 21 cm, what is the max^m. recording density.

$$\begin{aligned}
 c & = \frac{256 \text{ Num. of Byte/cm}}{21} \\
 & = \frac{256 \times 220}{21} \\
 & = \frac{28}{21}
 \end{aligned}$$

$$\begin{aligned}
 \text{Perimeter} & = \pi \times D \\
 & = \frac{22}{7} \times 21 \\
 & = 66 \text{ cm.}
 \end{aligned}$$



66 cm. \rightarrow 1 track capacity
 1 cm \rightarrow ?

$$\begin{aligned}
 c & = \frac{1}{66} \times 256 \times 512 \text{ Bytes/cm.} \\
 & = \frac{128}{66} \text{ KB/cm.} \\
 & = 1.9 \text{ KB/cm}
 \end{aligned}$$

Gold

F) Let the diameter of innermost track is 21 cm, with 2 KB/cm. What is 1 track capacity.

$$\begin{aligned}
 & 2 \times 21 \rightarrow 2 \text{ KB} \\
 & 42 \text{ KB} \quad 66 \text{ cm} \rightarrow 2 \times 66 \\
 & \qquad \qquad \qquad = 132 \text{ KB}
 \end{aligned}$$

G) The disk is rotating at 3600 RPM, what is the data transfer rate?

$$D = \frac{\text{No. of bytes}}{\text{Sec.}}$$

$$\begin{aligned}
 3600 \text{ rotations} & \rightarrow 60 \times 10^3 \text{ msec} \\
 1 \text{ " " " " } & \rightarrow \frac{60 \times 10^3}{3600} \text{ msec} \\
 & = 16.66 \text{ msec.}
 \end{aligned}$$

$$16.66 \text{ ms} \rightarrow 1 \text{ track} \quad \left\{ \begin{array}{l} \text{fixed R/W head} \\ (n \times 1 \text{ track}) \end{array} \right.$$

$$16.66 \text{ ms} \rightarrow 16 \times 256 \times 512$$

$$1000 \text{ ms (1 sec)} \rightarrow ?$$

$$\begin{aligned}
 D &= \frac{1000}{16.66} \times 16 \times 256 \times 512 \text{ Byte/sec.} \\
 &= 125 \text{ Mbps}
 \end{aligned}$$

H) Using a R/W head, the disk is rotating at 6000 RPM. what is the data transfer rate?

$$6000 \text{ rotation} = 60 \times 10^3 \text{ ms}$$

$$1 \text{ " } = \frac{60000}{6000} = 10 \text{ ms}$$

I) If
3000
a sec

J) 16
512
Av.
40
Cor

10 ms \rightarrow 1 track

$\downarrow \rightarrow$ ~~10~~ 256×512

1000 ms (1 sec) \rightarrow ?

$$D = \frac{1000}{10} \times 256 \times 512 \text{ bytes/sec.}$$

$$= 128 \times 100 \text{ Kbps}$$

$$= 128 \text{ mbps}$$

1) If the disk system has rotational speed of 3000 rpm, what is the average access time with a seek time of 11.5 msec.?

$$T_{avg} = T_s + T_r + T_{rot}$$

$t_s \rightarrow$ half rotation time

$$1 \text{ rotation} \rightarrow \frac{60 \times 10^3}{3000} \text{ msec.}$$

$$20 \text{ msec.}$$

$$t_r = \frac{1}{2} \times 20 = 10 \text{ msec.}$$

$$t_{avg} = 11.5 + 10 \\ = 21.5 \text{ msec.}$$

2) What is the av. access time for transferring 512 bytes of data with following specification?
Av. seek time = 5 msec., disk rotation = 6000 rpm

40 KB/sec.

Controller overhead = 0.1 msec

Gold

data

0 RPM-

Shekar's Victory
DATE _____ PAGE _____

$$T_{avg} = t_s + t_r + t_{data\ transfer} + t_{controller}$$

t_r

$$6000 \text{ r} \rightarrow 60 \times 10^3 \text{ msec.}$$

$$1 \text{ rotation} \rightarrow 10 \text{ msec.}$$

$$t_r = \frac{1}{2} \times 10 = 5 \text{ msec.}$$

$t_{data\ transfer}$ -

$$40 \text{ KB} \rightarrow 40 \times 10^3 \text{ msec.}$$

$$512 \text{ B} \rightarrow \frac{512 \times 10^3}{40 \times 2^{10}}$$

$$= \frac{2 \times 10^3}{80}$$

$$t_{dt} = 12.5 \text{ msec.}$$

$$t_0 = 0.1$$

$$T_{avg} = 5 + 5 + 12.5 + 0.1$$

$$= 22.5 + 0.1 = 22.6 \text{ msec.}$$

Q. A set of certain moving arm disk storage with one head has the following specifications.

No. of tracks / surface = 200

disk rotation speed = 2400 rpm

tracks storage capacity = 62500 bits

average latency = P msec.

data transfer rate = Q bits/sec.

What is the value of P & Q?

Q. A
each
and
storage
min.
(i). vol

Ans

$$T_{avg} = \frac{1}{2}$$

disk rotation speed = 2400 rpm

2400 rotations \rightarrow ~~2400~~ 60×10^3 msec.

$$1 \text{ rotation} \rightarrow \frac{60 \times 10^3}{2400} = \frac{600}{24} = 25$$

$\Rightarrow 25$ msec.

$$P = \frac{1}{2} \times 25 = 12.5 \text{ msec.}$$

25 msec \rightarrow 1 track
62,500 bits

1000 msec \rightarrow ?

$$G = \frac{1000}{25} \times 62,500 \\ = 2.5 \times 10^6 \text{ bits/sec.}$$

Q - A disk pack has 19 surfaces, storage area on each surface has an inner diameter of 22 cm and outer diameter of 33 cm. The max^m. recorded storage density on any track is 2000 bits/cm and min^m. spacing b/w the tracks is 0.25 mm.
(i) what is the capacity of disk pack.

~~#~~ $33 - 22 = 11 = 5.5 \text{ cm.}$

~~1 cm \rightarrow 2000 bits~~

~~5.5 cm \rightarrow 11000 bits (1 track capacity)~~

$$C = n \times \text{no. of tracks} \times \text{track capacity}$$

B) ~~5~~
R/W

* ~~Only in~~ Always inner surface diameter is to be taken.

$$\begin{aligned} \text{perimeter} &= \pi \times D \\ &= \frac{22}{7} \times 22 = 69.14 \text{ cm.} \end{aligned}$$

$$1 \text{ cm} = 2000 \text{ bits}$$

$$69.14 \text{ cm.} = 2000 \times 69.14 \text{ bits}$$

$$\begin{aligned} 1 \text{ track capacity} &= \frac{2000 \times 69.14}{8} \text{ bytes} \\ &= 17.28 \text{ KB} \end{aligned}$$

$$\text{width} = \frac{33-22}{2} = 5.5 \text{ cm.}$$

$x \rightarrow$ width of track
 $y \rightarrow$ width of gap
 $w \rightarrow$ width of storage
 so,
 $\text{no. of track} = \frac{w}{x+y}$
 $n_t = \frac{w}{x}$ (as y is not given)
 $n_t = \frac{w}{y}$ (x is not given)

$$\begin{aligned} \text{no. of track} &= \frac{5.5 \text{ cm}}{0.25 \text{ mm}} \\ &= 220 \text{ tracks.} \end{aligned}$$

$$C = \frac{19 \times 220 \times 17.28}{2^{10}} = \cancel{70.23 \text{ MB}} \quad 70.5 \text{ MB}$$

Q - P
width
address
<
C
h
s.
H
1st
(i) the
A) 5
(ii) The
A) (0,15

B) ~~Q~~ The disk is rotating at 3600 ^{rpm} ~~rpm~~ ^{approx} ~~rpm~~ ^{rpm} a R/W head. What is the data transfer rate.

3600 rotations $\rightarrow 60 \times 10^3$ msec.

1 rotation $\rightarrow \frac{60 \times 10^3}{3600}$
 $= 16.66$ msec.

16.66 msec \rightarrow 1 track
 (17.28 KB)

1000 msec $= \frac{17.28 \times 1000}{16.66}$
 $= 1$ Mbps

Q - A hard disk has 63 sectors/track, 10 platters, each with 2 recording surface, and 1000 cylinders. The address of a sector is given as

$\langle c, h, s \rangle$, where

$c \rightarrow$ cylinder no.

$h \rightarrow$ surface no.

$s \rightarrow$ sector no.

thus, the 0th sector is addressed as $\langle 0, 0, 0 \rangle$,
 1st sector as $\langle 0, 0, 1 \rangle$ and so on.


(i) the address $\langle 400, 16, 29 \rangle$ corresponds to sector no?
 A) 505035 B) 505036 C) 505037 D) 505038

(ii) The address of 1039 sector is?
 A) $\langle 0, 15, 31 \rangle$ B) $\langle 0, 16, 30 \rangle$ C) $\langle 0, 16, 31 \rangle$ D) $\langle 0, 17, 31 \rangle$

- (a) No. of surfaces = $10 \times 2 = 20$
 No. of tracks = 1000
 No. of sector/track = 63

Block as
 copper
 N
 paralle
 tracks

$\langle 400, 16, 29 \rangle$
 \downarrow \downarrow \downarrow
 C h S



1 cylinder = $10 \times 2 \times 63$

400 Cyls = $400 \times 10 \times 2 \times 63 + 16 \times 63 + 29$
 $= 505037$

- (b) A) $0 + 15 \times 63 + 31$
 B) $0 + 16 \times 63 + 30$
 C) $0 + 16 \times 63 + 31 = 1039$
 D) $0 + 17 \times 63 + 31$


108

- Each all the
- The tape
- The
- Rec

② Magnetic Tapes:-

- A magnetic tape is a sequentially processed storage.
- A tape is formed by depositing magnetic field on a very thin wide plastic tape.
- Iron Oxide is the magnetising field or material.
- The data on the tape is organised as

- In
- D
- The
- 1) S
- 2) C
- The



- Each track assumed to have a fixed R/W head and all the ~~heads~~ ~~are~~ R/W heads operate simultaneously.
- The ~~rec~~ R/W operations takes place by moving the tape with a uniform velocity w.r.t. R/W head.
- The utilization factor of the tape

$$u = \frac{B_L}{B_L + G_L}$$

- Recording density

$$p = \frac{\text{no. of bits or bytes / inch-track}}{\text{no. of bytes / inch.}}$$

- In tapes, ~~rec~~ p is constant.
- $D = \text{NO. of bytes / sec.}$
- The data transfer rate depends on
 - 1) Speed of the tape
 - 2) Constant recording density
- The max^m data x-fer rate of tape

$$D = V * N * p$$

- The effective data transfer rate -

$$D_{eff} = u \times D$$

$$= \left(\frac{B_L}{B_L + G_L} \right) \times D$$

- The capacity of the tape

$$C = L \times N \times \rho$$

= inches * n * no. of bytes / inch

= No. of bytes

- Q- Calculate the utilization factor of tape, if $G_L = 0.5$ inch, storage density (ρ) = 3000 Bytes / inch and Block storage capacity = 6 KB

$$B_L = \frac{3000}{6 \times 1000} \text{ inch}$$

$$B_L = \frac{B_c}{\rho}$$

$$B_L = \frac{6 \times 1000}{3000} \text{ inch}$$

$$= 2 \text{ inch}$$

$$u = \frac{2}{2 + 0.5} = \frac{2}{2.5} = \frac{4}{5} = 0.8$$

- Q- Suppose that data on the tape is organised into blocks, each containing 32 K bits. A gap of 0.4 inch separates the blocks from each other. The density of recording is 6250 bits / inch. How many bytes may be stored on a tape reel of 2400 feet?

Q $G_L = 0.4 \text{ inch}$
 $p = 6250 \text{ bits/inch}$
 $L = 2400 \text{ ft.} = 2400 \times 12$
 Capacity of tape = ?

$B_c = 32 \text{ K bits}$

$B_L = \frac{2400 \times 12}{6250} \text{ inch} \frac{B_c}{p}$
 $= \frac{32 \times 10^3}{6250}$
 $= 5.12 \text{ inch}$

nch
 No. of blocks = $\frac{L}{B_L + G_L}$
 $= \frac{2400 \times 12}{5.12 + 0.4}$
 $= \frac{2400 \times 12}{5.562}$
 ≈ 5217

$C = \text{no. of blocks} \times B_c$
 $= 5217 \times \frac{32}{8} \text{ KB}$
 $= 20.8 \text{ MB}$

into
inch
may

Q1- In magnetic tape memory, if a 80 track tape of linear velocity 50 inches/sec. and recording density of 110 Kb/inch-track. Max^m. data transfer rate = ?

$$D = N \times V \times \rho$$

$$= 80 \times 50 \times \frac{110}{8} \text{ KBps}$$

$$= 55 \text{ MBPS}$$

Q2- Consider a tape having 8 mtrs. length, moving with a velocity of 50 cm/sec. let the linear recording density is 8K bits/track-cm. with 8 parallel track.

(i) What is the capacity of tape?

$$C = L \times n \times \rho$$

$$= 8 \times 100 \times 8 \times \frac{8}{8} \text{ KB}$$

$$= 6400 \text{ KB} = 6.4 \text{ MB}$$

(ii) What is block storage capacity? with a block length of 2.6 cm.

$$B_L = 2.6 \text{ cm.}$$

$$B_C = ?$$

$$B_C = B_L \times N \times \rho$$

$$= 2.6 \times 8 \times \frac{8}{8} \text{ KB}$$

$$= 20.8 \text{ KB}$$

(iii) Effective gap of

I

Data

1. Prog

2. Inte

3. DM

1. Prog

main r

Any processor

reading


Ine

(ii) Let, the length of a block is 2.4 cm and a gap of 0.6 cm separates from each other. What is effective data transfer rate?

$$\begin{aligned}
 D_{\text{eff}} &= u \times D \Rightarrow u \times V \times N \times C \\
 &= \frac{2.4}{2.4+0.6} \times 50 \times 8 \times \frac{8}{8} \text{ Kbps} \\
 &= 0.8 \times 50 \times 8 \text{ Kbps} \\
 &= 320 \text{ Kbps}
 \end{aligned}$$

(2-3 marks)
I/O Interfacing:-

Data Transfer Modes:



1. Programmed I/O
2. Interrupt Driven I/O
3. DMA transfer

1. Programmed I/O —

- In this mode the I/O has no direct access to main memory.


- Any transfer involves execution of instructions by the processor for device status, I/O initialization, for reading and writing, for knowing status etc.

- Inefficient mode of transfer.

Gold


- Use to transfer few (1-2) words.

2. Interrupt Driven I/O -



- In this mode, when the device is ready, it send an interrupt for data transfer.
- Efficient than programmed I/O.
- Not suitable for large volumes of data transfer.
- If more than 1 device interrupts simultaneously, priority driven I/O is used.
- Using this the high priority device address (Vector Address) can be obtained.


A) S/W Approach or S/W Polling



Executing a set of routines for data transfer is inefficient. Hence, not recommended.


B) Hardware Approaches

(a) Serial / Daisy Chain / Hiw Polling:



- Q- In
- w. O-F
- A) I
- B) It
- C) Us
- D) A
- devic

(b) Par




PI = Priority in
PO = Priority out

Q- In Daisy Chain scheme for connecting I/O devices w.o.f. statement is correct?


- A) It gives non-uniform priority to various devices.
- B) It gives uniform priority to all devices.
- C) Use to connect slow device^{only} to the processor.
- D) A separate interrupt pin on processor for each device.

(b) Parallel Priority Driven I/O:




8. Direct Memory Access Transfer (DMA) —
 Shekar's Victory
 DATE PAGE

• Some



• During large volumes of data transfer b/w disks and main memory, the processor is completely relieved, using DMA transfer with DMA controller.




DMA Transfer Modes:-

- 1) Interleaved Mode
 - An alternate half cycle i.e. $\frac{1}{2}$ cycle DMA + $\frac{1}{2}$ cycle processor
- 2) Cycle Stealing Mode
 - DMA returns the bus after a word transfer.
- 3) Block Mode
 - DMA returns the bus after a block transfer.
- 4) Burst Mode
 - DMA returns the bus after complete data transfer.

Q- Co
 1) what
 driven I
 every

• Some % of performance is reduced due to DMA.



$$\% \text{ CPU Busy} = \frac{x}{x+y} \times 100$$

$$\% \text{ CPU Idle} = \frac{y}{x+y} \times 100$$

(% of memory cycles stolen)

Q- Consider a processor of 4 MIPS (Million Instruction/sec.)

1) What is the peak data transfer rate?, using Programm driven I/O, which requires θ instructions overhead for every word?

$$D_{\text{peak}} = \text{No. of words / sec.}$$

$$4 \times 10^6 \text{ instructions} \rightarrow 1 \text{ sec.}$$

$$1 \text{ " " } \rightarrow 0.25 \mu\text{sec. (1 instruction overhead)}$$

$$1 \text{ word length} \rightarrow \theta \text{ instruction overhead}$$

$$\rightarrow \theta \times 0.25 \mu\text{sec} = 2 \mu\text{sec.}$$

Gold

$$2 \mu s \Rightarrow 1 \text{ word}$$

$$1 \times 10^6 \mu s \rightarrow \frac{10^6}{2} \times 1$$

$$D_{\text{peak}} = 500 \text{ K words/sec.}$$

2) What is the peak data transfer rate, using interrupt driven data transfer, which needs 4 instructions overhead?

$$D_{\text{peak}} \text{ \& } 4 \text{ instruction overhead} = 0.25 \mu \text{sec.}$$

$$1 \text{ word length} \rightarrow 4 \text{ ins. overhead}$$

$$\rightarrow 4 \times 0.25 = 1 \mu \text{sec.}$$

$$1 \mu s \rightarrow 1 \text{ word}$$

$$1 \times 10^6 \mu s \rightarrow \frac{1 \times 10^6}{1} \text{ word/sec.}$$

$$D_{\text{peak}} = 1 \times 10^6 \text{ word/sec.}$$

$$= 1000 \text{ K words/sec.}$$

3) How many times the performance of interrupt driven is better than programmed I/O?

$$\boxed{\text{Performance} \propto D}$$

$$\boxed{\frac{P_I}{P_P} = \frac{D_I}{D_P}}$$

$$P_I = \frac{1000}{500} \times P_P$$

$$\boxed{P_I = 2 P_P}$$

Er. C.
stealin
availa
what
by
A

Q- Consider a device of 10KBPS is shared with cycle stealing mode of DMA. Whenever a 4 byte word is available, it is transferred into memory in 50 ms. What is the % of processor performance reduced by DMA?

DATE PAGE

Ans $y = 50 \text{ ms}$

know 10 K byte \rightarrow 1 sec.

4 byte $\rightarrow \frac{1}{10 \times 1000} \times 4 \times 10^6 \mu \text{sec.}$

Data transfer time (x) = 400 $\mu \text{sec.}$

$x = 400 \mu \text{sec.}$

% CPU idle = $\frac{y}{x+y} \times 100$
 ↓
 performance reduced

= $\frac{50}{400+50} \times 100$

= $\frac{50}{450} \times 100 = \frac{100}{9}$

= 11.11 %

Q- Consider a disk drive of following specifications-

16 surfaces

512 track/surface

512 sectors/track

1 KB/sector &

3000 RPM with a single r/w head. Whenever a

4 byte word is available, it is transferred b/w memory

and I/O with a memory cycle time of 40 nsec. What

is the % of processor is blocked due to DMA?

$$y = 40 \text{ ns}$$

$$3000 \text{ rotations} \rightarrow 60 \times 10^3 \text{ msec.}$$

$$1 \text{ rotation} \rightarrow \frac{60 \times 10^3}{3000} \text{ ms}$$

$$\rightarrow 20 \text{ ms}$$

(1-track)

$$\begin{array}{l} 1\text{-track} \\ \downarrow \\ (512 \times 1 \text{KB}) \end{array} \rightarrow 20 \text{ms}$$

$$4 \text{ bytes} \rightarrow ?$$

$$x = \frac{20 \times 4}{512 \times 10^3} \text{ ms}$$

$$= \frac{10 \times 2^3 \times 6}{2^9 \times 10^3} \text{ ms}$$

$$= \frac{10 \times 10^{-6}}{2^6 \times 10^3} \text{ ns} = 156.25 \text{ ns}$$

$$\% \text{ idle} = \frac{y}{x+y} \times 100$$

$$= \frac{40}{40 + 156.25} \times 100 =$$

Q. The storage area of a disk has the inner most diameter of 10cm. and outer most of 20cm, Max^m recording density is 1400 bits/cm, the disk rotates at 4200 rpm. The M.M. of system is having 64 bit word and 1 μsec cycle time. If cycle stealing is used for data transfer, what is the % of memory cycles stolen for transferring 1 word.

ever a
memory
is. what

- A) 0.5% B) 1% C) 5% D) 10%

Ans $D_1 = 10\text{cm}$, $D_2 = 20\text{cm}$, $y = 1\ \mu\text{sec}$
 $\rho = 1400\ \text{bits/cm}$

4200 rotation $\rightarrow 60 \times 10^3\ \mu\text{sec}$

1 rotation $\rightarrow ?$

1 rotation = $\frac{60 \times 10^3}{4200} = 14.28\ \text{ms}$

$\% = \frac{y}{x+y} \times 100$

Perimeter = πD
 1-track space = $\frac{22}{7} \times 10\ \text{cm} = 31.4\ \text{cm}$

1 cm $\rightarrow 1400\ \text{bits}$

31.4 cm $\rightarrow ?$

1 track capacity = $31.4 \times 1400 = 44\ \text{K bits}$

1 track $\rightarrow 14.28\ \text{ms}$
 (44 K bits)

64 bits $\rightarrow ?$

$x = \frac{64}{44 \times 10^3} \times 14.28 \times 10^3\ \mu\text{sec} = 20.7\ \mu\text{sec}$

44k
Gold

$\% = \frac{y}{y+x} \times 100 = \frac{1}{1+20.7} \times 100 \approx 4.5\% \approx 5.0\%$

*

Q1. A hard disk with transfer rate of 10 Mbps is constantly transferring the data to memory using DMA. The processor runs at 600 MHz and it takes 300 & 900 cycles to initiate and complete DMA transfer. If the size of transfer is 20KB, what is the % of processor time consumed for transfer operation?

$$10 \times 10^6 \text{ bits} \rightarrow 1 \times 10^{-6} \text{ sec.}$$

$$20 \times 10^6 \text{ " } \rightarrow ?$$

$$x = \frac{1 \times 10^{-6} \times 20 \times 10^6}{10 \times 10^6}$$

$$x = 2000 \mu\text{sec.}$$

$$(\text{Time Period})_{\text{clock}} = \frac{1}{600 \times 10^6}$$

$$= \frac{1}{600} \mu\text{sec.}$$

$$y = (300 + 900) \times \frac{1}{600} \mu\text{sec}$$

$$= 2 \mu\text{sec.}$$

$$\% = \frac{y}{y+x} \times 100 = \frac{2}{2000+2} \times 100$$

$$= 0.1\%$$

* I/O S

Processor

- An I
- 1) Periph
- 2) The c
- 3) The d
- memory.

4) The c

• An I

1) Bufferin

2) Convert

3) Perfor


4) Impro

5) Capable

• An I/O
multiple
channel.

is considan-
 s. the
 5 & 900
 If the
 processor

I/O System :-




• An I/O interface is required because -

- 1) Peripherals are mechanical in nature.
- 2) The data transfer rate differs from CPU and memory.
- 3) The data format and codes differs from CPU and memory.
- 4) The operating mode of each device varies from other.

• An I/O interface performs -

- 1) Buffering info.
- 2) Converts serial data to parallel and vice-versa.
- 3) Performs error-control.
- 4) Improves data transfer rate.
- 5) Capable of executing I/O instructions, called I/O processor.

• An I/O-interface capable to manage several devices, multiple interfaces are connected to a module using channel.



I/O System

• A channel can be —

1) Selector Channel:


$$\text{Data transfer } (D_s) = \max_{i=1}^n \{D_i\}$$

e.g., here $D_s = 3 \text{ Kbps}$

2) Multiplexer Channel:

$$D_m = \sum_{i=1}^n \{D_i\}$$

e.g. $D_m = 1 + 2 + 3 + 2 + 3 = 11 \text{ Kbps}$



$$\text{Deffective} = \max_{i=1}^3 \{D_i\} + \sum_{i=4}^5 \{D_i\}$$

Or - An attached of 16 K 10 line effective

D_e

I/O To


Se

* In genera

* In asy chro


* Synchro

Q. An I/O system is consisting of a selector channel attached with a tape drive of 10 KBps and a disk drive of 16 KBps and a multiplexer channel attached with 10 line printers, each of 1 Kbps rate. what is the effective data transfer rate?




$$\begin{aligned}
 D_{\text{eff}} &= \max_{i=1}^2 \{D_i\} + \sum_{i=3}^{10} \{D_i\} \\
 &= 16 \text{ KBps} + \frac{10 \times 1}{8} \text{ KBps} \\
 &= 17.25 \text{ KBps}
 \end{aligned}$$

I/O Transfer:-




* In Computer N/I/Os transfer is serial, synchronous generally.

* In Single Comp. System transfer is generally asynchronous.



* Asynchronous \rightarrow Serial \rightarrow



Synchronization Bits
↓
Are included in data transfer rate.

• Data transfer rate


$$D = \text{No. of character transferred per sec} \\ = \text{Chars/sec}$$

• Baud Rate / Bit Rate

$$\eta = \frac{\text{No. of Bits transferred}}{\text{Sec.}}$$

• The Baud Rate is the rate at which serial information is transferred.

* Asynchronous \rightarrow Parallel \rightarrow



Q- Assume each character code consist of 8 bits. The no. of characters, that can be transmitted per sec. through asynchronous serial lines with a baud rate of 2400 and two stop bits, is _____?

Baud Rate $\eta = 2400$ bits/sec.

$$D = \frac{2400}{8+2} = 240 \text{ chars./sec.}$$

Q- In parity 1 to susta

Q- A se 1 stop synchron followed

is 100 rates of

- A) 100
- B) 80
- C) 100
- D) 80

Solⁿ -

for

Q. In serial communication, employing 8 data bits, a parity bit and 2 stop bits. The min^m Shreehari's Victory DATE PAGE Serial rate required to sustain a transfer rate of 300 char./sec. is — ?

$$D = 300$$

$$\eta = 300 \times (8 + 1 + 2) = 300 \times 11 = 3300 \text{ bits/sec.}$$

Q. A serial transmission T_1 uses 8 info bits, 2 start bit & 1 stop bits & 1 parity bit, for each character. A synchronous transmission, T_2 uses 3 8-bit sync. chars, followed by 30 8-bit info. char. If the bit rate is 1200 bits/sec. in both cases, what are the transfer rates of T_1 & T_2 ?

- A) 100 char/sec, 153 char/sec.
 B) 80 " , 136 "
 C) 100 " , 135 "
 D) 80 " , 153 "

Solⁿ -

$$\eta = 1200 \text{ bits/sec.}$$

$$D_{T_1} = \frac{1200}{8 + 2 + 1 + 1} = 100 \text{ char/sec.}$$

for 240 info bits \rightarrow 24 bits sync. bits required

$$1200 \rightarrow ?$$


$$= \frac{1200 \times 24}{240} = 120 \text{ Sync. bit}$$

$$T_2 = \frac{1200 - 120}{8} = 135 \text{ char/sec.}$$

Gold

MACHINE INSTRUCTIONS!

Basic Operational Concept -



MAR (Memory Address Register):

It holds address of instructions or data to be read or written with memory.

MDR (Memory Data Register):

It holds data or instructions to be read or written with memory.

IR:

It holds current instruction code.

PC:

It holds address of instruction to be executed.

Instruction cycle -

1. Instruction Fetch (IF)

a) $MAR \leftarrow PC$

(e.g. $MAR \leftarrow 2000$)

b) $PC \leftarrow PC + 1$

(e.g. next instruction $\rightarrow 2004$)

c) Read (MR)

2. D

3. Op

4. E


5. .

6. I

• Regi
execution
impleme

Interny

Progr
State



d) $IR \leftarrow MDR$ (Part of MDR)

2. Instruction Decode (ID)


IR to Control Unit

3. Operand Fetch (O F)

4. Execution & Store (Ex)
↳ write-back (final value will be written back)

5. Instruction Cycle


If ⁺ Indirect add. mode is used.



6. Interrupt Cycle / Phase

Register transfers are micro operations, each instruction execution involves a sequence of micro operations to be implemented by the processor.

Interrupt Processing -



No. of PSWs = No. of Interrupts Processed

In general the CPU is operated in two modes—

1. System / Supervisory / Privileged Mode:

Executes operating system programs to obtain system services.

2. User / Non-Privileged Mode:

Executes user application.

The interrupt can be —

1. External / HW Interrupts:

Raised due to timing & I/O devices.

2. Internal Interrupts:

Raised due to erroneous use of instructions and data.

- e.g.
- * Invalid Opcode
 - * Register Overflow
 - * Division by zero.

3. Software Interrupts:

Arise due to switching from user mode to system or vice-versa.

Q- A processor needs software interrupt to _____.

- A) Test the interrupt system.
- B) To implement co-routines.
- C) To obtain system services.
- D) To return from subroutine.

Q. A In order

Q. A CP

an inter
A) As

B) By
of feter

C) By
execution

D) By

PC


Insts

Q. A CPU has two modes, Privileged and Non-privileged. In order to change from one to another, ^{software interrupt} ~~software interrupt~~ is required.



DATE → PAGE

Q. A CPU generally handles an interrupt by executing an interrupt service routine —

- A) As soon as an interrupt is raised.
- B) By checking the interrupt register, at the end of fetch cycle.
- C) By checking the int. register, after finishing the execution of current instruction.
- D) By checking the int. register, at fixed time interval.




Instruction Formats —




↓
Addressing Mode

Instruction can be




4 - addr. ins'n




3 - addr. ins'n
↓
CISC ins'n

• Requires more than one word referred from memory.




2 - addr. ins'n



1 - addr. ins'n


↓
A 1 operand must be implicitly accumulator.
* Simple & easily decoded.



0 - addr. ins'n

↓
Both the operands must be from top of the stack.

E.g. ADD



RISC - ins'n.

↓
Provides faster execution.

Problems

Q. Consider having the after the

A) M[10]

Method

1. R1, R2

2. X, Y

3. MOV Ir

4. Ri

5. (Ri)

6. 100 (R
↓
Displace
or
offset

Problems Related to Inst'n Set:

Q. Consider the memory locations 1000, 1001 & 1020 are having the values 18, 1 & 16. Identify the correct statement, after the following program is executed.

1000	1001	1020	
↓	↓	↓	
18	1	16	
MOVI	$R_s, 1$		$R_s \leftarrow 1$
LOAD	$R_d, 1000(R_s)$		$R_d \leftarrow M[(R_s) + 1000]$
ADDI	$R_d, 1000$		$R_d \leftarrow R_d + 1000$
STORI	$O(R_d), 20$		$M[(R_d) + 0] \leftarrow 20$

$R_s = 1$
 $R_d = M[(1) + 1000] = M[1000] = 18$
 $R_d = 18 + 1000 = 1018$
 $M[0 + 1018] = 20$
 $M[1001] = 20$

- A) $M[1000] = 20$ B) $M[020] = 20$ C) $M[1021] = 20$

D) $M[1001] = 20$

Method of Solving Such Probs -

- $R_1, R_2, R_3, \dots, R_n \rightarrow$ Register References
- $X, Y, A, \dots, 3000, 400 \rightarrow$ Memory References
- MOV I $R_s, 1 \rightarrow$ Value
↓
Immediate
- $R_i \rightarrow R_i$ Operand Value (Register Mode)
- $(R_i) \rightarrow R_i$ Memory Address $M[R_i]$ (Register Indirect)
- $100(R_i) \rightarrow M[(R_i) + 100]$ (Scaled Register Indirect)
↓
Displacement or offset

Q. Let the size of four insts are given ^{2, 4, 2 & 4} words. For all the instructions fetch will take 2 clocks/words and the execution of memory related instructions consumes 4 clocks & all others takes 1 clock. For the following program segment —

Inst'n	Operation
MOVI R _s , 1	R _s ← 1
LOAD R _d , 1000(R _s)	R _d ← M[(R _s) + 1000]
ADDI R _d , 1000	R _d ← R _d + 1000
STORI 0(R _d), 20	M[(R _d) + 0] ← 20

1) The no. of clock cycles required to complete the above program.

$$\begin{aligned}
 F &\rightarrow 2 \\
 Ex &\rightarrow M - 4 \\
 \text{Others} &\rightarrow 1
 \end{aligned}$$

Inst'n	Operation	Size	IF + EX
I ₁		2	2 × 2 + 1 = 5
I ₂	Memory based	4	4 × 2 + 4 = 12
I ₃		2	2 × 2 + 1 = 5
I ₄	Memory based	4	4 × 2 + 4 = 12
			34 Clocks

2) Let the size of a word is 64 bits. The no. of bytes required to store above program:

$$\text{Total no. of words} = 2 + 4 + 2 + 4 = 12$$

$$\begin{aligned}
 \text{Total no. of bytes} &= \frac{12 \times 64}{8} \\
 &= 96 \text{ bytes}
 \end{aligned}$$

3) Assu
in decimi
return c
occurs c



I₁
I
Inst'n
I₁
I₂
I₃
I₄

4) Let JA
is the re
interrupt
Inst'n
I₅

* Dur
* No inte

4 & 4
 GE
 bytes/words
 consumes
 following

3) Assume the program is loaded from location 1000 in decimal, in a byte organised memory. What is the return address pushed on to stack, when an interrupt occurs during ADD I instruction.



Inst'n	Size	Bytes required	Bytes Organised	Words Organised
I ₁	2	$\frac{2 \times 64}{8} = 16$	1000 - 1015	1000 - 1001
I ₂	4	$\frac{4 \times 64}{8} = 32$	1016 - 1047	1002 - 1003
I ₃	2	$\frac{2 \times 64}{8} = 16$	1048 - 1063	1004 - 1005
I ₄	4	$\frac{4 \times 64}{8} = 32$	1064 - 1095	1006 - 1007

Return Address

4) Let the last inst'n in program is HALT (1 word). What is the return address saved onto stack, if there is an interrupt during HALT instruction.

Inst'n	Size	Bytes Req.	Bytes Organised	Word Organised
I ₅	1	$\frac{1 \times 64}{8} = 8$	1096 - 1103	1012

Return add.

- * During HALT the return address is the same instruction.
- * No interrupt will arise during HALT instruction.

Q1. Consider the following program segment for a CPU having 3 registers.

Inst'n	Operation	(words) Inst'n Size
MOV R ₁ , 5000	R ₁ ← M[5000]	2
MOV R ₂ , (R ₁)	R ₂ ← M[(R ₁)]	1
ADD R ₂ , R ₃	R ₂ ← R ₂ + R ₃	1
MOV 6000, R ₂	M[6000] ← R ₂	2
HALT	Stop	1

- Inst'n
- I₁
- I₂
- I₃
- I₄
- I₅

1) Consider the memory is byte addressable with a size of 32 bits and the program has been loaded starting from location 1000. If an interrupt occurs, while the CPU has been halted, after executing HALT instruction. The return address saved in the stack will be —

Q2. Consi

Inst'n	Size	Bytes Req	Byte Addressable
I ₁	2	$\frac{2 \times 32}{8} = 8$	1000 - 1007
I ₂	1	$\frac{1 \times 32}{8} = 4$	1008 - 1011
I ₃	1	$\frac{1 \times 32}{8} = 4$	1012 - 1015
I ₄	2	$\frac{2 \times 32}{8} = 8$	1016 - 1023
I ₅	1	$\frac{1 \times 32}{8} = 4$	1024 - 1027

↓
Return Address

- Inst'n
- MOV R₁, 3
- LOOP:
- MOV R₂, (
- ADD R₂,
- MOV (R₃,
- INC R
- DEC R
- BNZ LR
- HALT
- Assun

2) Let the clock cycles required for various operations are —

- (i) Register to/from Memory transfer — 3 Clocks
 - (ii) Add ADD in both operands in Registers → 1 Clock
 - (iii) Inst'n fetch & Decod — 2 for Clocks/word
- The no. of clock cycles required to complete the program —

3000 is 1000.
1) Assu of memi executing
A) 10

CPU

Inst'n	Operation	Size	F&O+Ex
I ₁	Memory	2	2x2 + 3 = 7
I ₂	Memory	1	1x2 + 3 = 5
I ₃		1	1x2 + 1 = 3
I ₄	Memory	2	2x2 + 3 = 7
I ₅		1	1x2 + 1 = 2
			24

Q. Consider the following program segment —

Inst'n	Operation	(words) Inst'n Size
MOV R ₁ , 3000	R ₁ ← 3M[3000]	2
LOOP:		
MOV R ₂ , (R ₃)	R ₂ ← M[(R ₃)]	1
ADD R ₂ , R ₁	R ₂ ← R ₁ + R ₂	1
MOV (R ₃), R ₂	M[(R ₃)] ← R ₂	1
INC R ₃	R ₃ ← R ₃ + 1	1
DEC R ₁	R ₁ ← R ₁ - 1	1
BNZ LOOP;	Branch if not zero	2
HALT		

Assume that the ~~const~~ content of memory location 3000 is 101 and it is loaded from memory location 1000.

1) Assume the memory is word addressable, the no. of memory references for ~~ex~~ accessing the data is executing the program completely is —?

A) 10

B) 11

C) 20

D) 21

Gold

<u>Instn</u>	<u>Operation</u>	<u>Size</u>	<u>Bytes Required</u>	<u>Word Addressable</u>
I ₁	Memory	2	Shakar's Victory DATE PAGE 1000-01	
I ₂				1002
I ₃	Memory	1		1003
I ₄		1		1004
I ₅	Memory	1		1005
I ₆		1		1006
I ₇		1		
I ₈		2		1007-08
I ₉				

- Th execution
- Addr
- 1) Point
- Program
- 2) Less
- 3) Provi
- Ins

given $M[3000] = 10$
 $R_1 = 10$

* All Branch operations will work on last ALU operation result.

$$I_3 \rightarrow 10 \times 1$$

$$I_5 \rightarrow 10 \times 1$$

$$I_1 \rightarrow \frac{1}{2, 1}$$

* Everytime value of R₁ will decrement by 1, 10 times.

2) Let the size of a word is 32 bit, if the interrupt occurs during execution of INC ~~R₃~~ R₃. What written address push on to the stack?


- A) 1005 B) 1020 C) 1024 D) 1040

Actual Return add. \rightarrow 1006

- The o
- 1) Imp
- of instr
- Eg:
- 2) Imme
- Eg:

Word Addressable
1000 - 01


Addressing Modes (AM):



The way the operand is chosen during program execution depends on addressing mode.

Addressing modes (AM) provides —

- 1) Pointer to Memory, Indexing a table, Controlling a loop Program reallocation etc.
- 2) Less no. of bits in address part of operand.
- 3) Provides faster execution.



The addressing modes can be —

1) Implied Mode:
The operand location is known from the definition of instruction itself.

- Eg:
1. Complement Accumulator (CMA)
 2. All zero Address Instructions (ADD, SUB, etc.)

2) Immediate mode:
The operand value is from the instruction itself.

Eg:

```

MOV I R1, 10
GADI R2, 20
  
```

102
103
104
105
106
07-08

5 times.
interrupt
item


40

- Relatively faster than all other modes.
- Used to initialize registers to a constant value.
- The range of values initialised is limited by address part. E.g. Max^m 511 values initialised.

- Implem
- Allow
- The

3) Register Mode:

The operands reside in CPU registers.




- Faster than memory addressing.
- Less no. of bits in address field.
16 = 2⁽⁴⁾ → 4 bits required

6) Absolute
effective

4) Register Indirect Mode:

Address part specifies a register which contains effective address of an operand.

ADD R₁, (R₂)
R₁ ← R₁ + M[R₂]



• Use

• Use

E.g.

• Refer

address


5) Auto Increment/Decrement Mode:

It is similar to register indirect, except that the contents of register is incremented or decremented after the value at location is accessed.

ADD R₁, (R₂)
R₁ ← R₁ + M[R₂]

0 to <n

$X = X + A[i]$



• Address

address

• Allows


two me

2.
y address

- Implements loop control mechanism.
- Allows to process complete table or array.
- The size of INC or DEC depends on size of element.

6) Absolute or Direct Addressing:

The address part specifies the ~~operand value~~ effective address of an operand.




- Used to declare global variables in a program.
- Used for branch instruction.

Eg. BNZ 302

Refers very small address space, limited by address part.


contains

7) Indirect Addressing Mode:



- Address part specifies a location, contains effective address of an operand.
- Allows to refer large address space, but requires two memory cycles.

that
elemented



Gold

a) Displacement Addressing Mode:

$$EA = \text{Address Part} + \text{Register Value}$$

Effective Addr. of Operand


$$(i) \text{ Address} + (\text{then}) \text{ Offset / Displacement}$$

$$(ii) \text{ Offset} + (\text{then}) \text{ Address}$$

a) Relative Addr. Mode:

$$EA = \text{offset} + PC \text{ (address)}$$


Only offset part is needed to provide, PC will automatically have the address so less no. of bits will require.



- ① Direct addr. X
- ② Indirect addr. ✓
↓
2 memory cycle require

③ Relative addr.

$$EA = 400 + 302 = 702$$



- ① 1 memory reference
- ② 1 ALU operation

- fewer bits in address part
- Relatively faster than address memory addressing.
- Provides program relocation.

b) Indexed Addressing Mode:

$$EA = \text{Base address of Array} + \text{Offset (Index Register)}$$

c) Base Register Addressing:

$$EA = \text{Offset} + \text{Base address of Segment (Base Register)}$$

• All
• Use
Q. 1
a) I
b)
c) A

Q. (i)
(ii)
(iii)

Q. (i) B
(ii) A
(iii) S
(iv) J

- Allows to implement position independent code.
- Used to implement records or structures.

Q. Match the following -

- | | |
|-------------------|---------------------|
| a) In direct | (i) loops (c) |
| b) Immediate | (ii) pointers (a) |
| c) Auto Decrement | (iii) constants (b) |

Q. (i) Indirect

a) Array (ii)

(ii) Indexed

b) Relocatable code (iii)

(iii) Base Register

c) Passing array as parameter (i)

Q.

(i) Base addressing

a) Reentrancy (iii)

(ii) Indexed Addr.

b) Accumulator (iv)

(iii) Stack

c) Array (ii)


(iv) Implied

d) Position Independent (i)


CONTROL UNIT DESIGN:-

In processor some general purpose & special purpose registers are available. All registers are connected to a common path called data path (BUS). Every Register has a switch R_{in} & R_{out} .

- If R_{in} is set to '1', the contents of the bus loaded into R_i .
- If R_{out} is set to '1', the contents from R_i will be placed on bus.
- The purpose of Control unit is to provide appropriate timing and control signals.



during instruction
• It is
 $Y_{in} =$



↳ Cont
↳ Rel
micropro
↳ Allo
↳ Rel
microope
or re-w
↳ Rel


Hardwired Control Unit Design:

- The control unit uses fixed logic circuits, to interpret instructions and generate control signals from there.
- Every control signal is expressed as SOP (Sum of products) expression and realised using digital h/w.

Ex: $Y_{in} = T_1 \cdot ADD + T_3 \cdot BR + T_5$ → will enable for all instructions.

Here Y_{in} is enable during T_1 for ADD instructions,

ed to a
r has 2
BUS -



Hardwired Design
signals


microprogrammed Design

interpret we.
n of products)

ble for
uction.
ction,

during T_3 for branch instruction, during T_5 for all instructions and so on.

• It is realised using digital hardware as



- ↳ Control functions are implemented in h/w.
- ↳ Relatively control signals are generated fast than microprogram.
- ↳ Allows to enable simultaneously control signals.
- ↳ Relatively less flexible because any changes in microoperations or control signals requires re-design or re-wiring.
- ↳ Relatively less flexible for large no. of control signals & instructions.
- ↳ Implemented of in RISC operation.

Qn- Consider the following hypothetical ^{Serial} ^{which} ^{uses} ^{DATE} ^{PAGE} ^{Serial} ^{which} ^{uses} ^{DATE} ^{PAGE} 3 data registers A, B & C and supports 3 inst's I_1, I_2 & I_3 .

Obtain the logic function that will generate the hardwired control for the signal A_{in} & B_{out} with the following data.

	I_1	I_2	I_3
T_1	A_{in}, B_{out}	A_{in}, C_{in}, B_{out}	B_{in}, B_{out}
T_2	B_{in}, C_{in}, A_{out}	A_{in}, A_{out}	A_{in}, B_{in}, C_{out}
T_3	B_{in}, B_{out}	B_{in}, B_{out}	B_{in}, B_{out}
T_4	C_{in}, A_{out}	B_{in}, A_{out}	A_{in}, A_{out}
T_5	End	End	End

Ans
~~Step~~ Step 1: Search where the control signals A_{in} & B_{out} are present.

Step 2: Options are in $I-T$ format or

$T-I$ format.

Step 3: For any particular time interval t , Is the control signal presents for all the instruction?

$$A_{in} = T_1 I_1 + (T_1 + T_2) I_2 + (T_2 + T_4) I_3$$


$$B_{out} = T_1 + T_3$$

↓
 B_{out} is present for all instn's during T_1 & T_3 .

Qn - A
 $S_1, -$
 to impl

Obtain
 S_3
 S_4
 S_1

Microop



Address Sequence

which uses
PAGE

A hardwired CPU uses 10 control signals S_1, \dots, S_{10} , in various time steps T_1, \dots, T_5 to implement 4 instr's I_1 to I_4 as follows

	T_1	T_2	T_3	T_4	T_5
I_1	S_1, S_3, S_5	S_2, S_4, S_6	S_1, S_7	S_{10}	S_3, S_8
I_2	S_1, S_3, S_5	S_8, S_9, S_{10}	S_5, S_6, S_7	S_6	S_{10}
I_3	S_1, S_3, S_5	S_7, S_8, S_{10}	S_2, S_6, S_9	S_{10}	S_1, S_3
I_4	S_1, S_3, S_5	S_2, S_6, S_7	S_5, S_{10}	S_6, S_9	S_{10}



Obtain the logic function to generate S_5 and S_{10} .

$$S_5 = T_1 + I_2 T_3 + I_4 T_3$$

$$S_5 = T_1 + (I_2 + I_4) T_3$$

$$S_{10} = (I_2 + I_3) T_2 + I_4 T_3 + (I_1 + I_3) T_4 + (I_2 + I_4) T_5$$

Microprogrammed Control Unit Design:-



↳ Control functions are implemented in S/W.

↳ Relatively control signals are generated DATE PAGE

↳ Each micro program consists of a set of micro instructions.

↳ Each micro instruction is completed in one clock cycle.

↳ Relatively flexible because any changes in micro operation sequence needs to change only in Control Memory (CM) - ROM.

↳ Effective for large no. of control signals & instructions.

↳ Implemented in CISC processors.

↳ The address sequencer will update next CAR by -


1) Incrementing CAR

2) Conditional or Unconditional Branching.

3) By Micro program routine call.

4) Mapping Opcode bits to control memory address.

Micro Instruction Format:



F: Micro-operation or Functional field



CD: Conditional field

Next: Next micro instr'n Addr. field

Dr. The processor in device 'Next' address field (MPC, few sig

The
Hori
1) 1 each bit control e.g. 9
2) No addit
3) Relative fastly.
4) Max^m e.g. 9

The micro instructions stored in control memory of a processor have a width of 26 bits. Each micro instruction is divided into 3 fields. A micro instruction field (F) of 13 bits, 'Next' address field (NEXT) (X) and a 'conditional' select field (Y). Let the processor has 8 condition for μPC , how many bits in X, Y field and what is the size of control memory in word?



The μPC can be -

Horizontal μPC

- 1) ~~One~~ 1 bit/control signal i.e. each bit will required for one control signal.
e.g. 9 Control Signals
- 2) No additional H/W required
- 3) Relatively control signal generated fastly.
- 4) Max^m degree of parallelism.
e.g. 9 Gold

Vertical μPC

- 1) The control signal encoded for k-bits as 2^k signals.
e.g. $2^9 \rightarrow 512$ signals.
(all bits will represent 1 control signal)
- 2) A decoder circuit is required
- 3) Relatively Slow.
- 4) Max^m degree of parallelism is always 1.

5) For large no. of instructions and control signals, CW & CM is large.

6) Average access time to enable control signals,


$$T_{avg} = T_{CM} + T_{MPC-H/W}$$

5) CW & CM is small
Shekar's Victory
 DATE PAGE

6) The average time to enable control signal

$$T_{avg} = T_{CM} + T_{decoder} + T_{MPC-H/W}$$

Q. A 16-bit microinstruction supports, 16 conditions and stored in 128 word CM. What will be the no. of control signal generated in HUPC & VUPC.




- For HUPC, with 5 bits, can represent 5 control signals
- For VUPC, with 5 bits can represent $2^5 = 32$ control signals

Q. Consider a control unit design in which 48 control signals are to be generated and the system is supporting 8-Flag conditions. If the 64-bit control word is stored in CM, then

(1) for HUPC

(a-1) How the instruction is divided?



(ii) what

(iii) Mo

(2) for
 (i) for
 size of

(ii) what

(iii) Max

(ii) What is the size of control memory in bytes?

$2^{13} \rightarrow$ words

Each word is having 64 bits.

So $\frac{2^{13} \times 64}{8}$ Bytes.


$= 64 \text{ KB}$

(iii) Max^m. degree of parallelism is 48.

② for VUPC

(i) for same no. of locations as HUPC, what is the size of control word in VUPC.

No. of locations $\rightarrow 2^{13}$



$48 \leftarrow 64$
 $2^6 \leftarrow 2^6$

6 bits 3 bits 13 bits

48 signals, 8 conditions

$6 + 3 + 13 = 22$ bits

(ii) what is the signal size of CM in bytes?

$\frac{2^{13} \times 22}{8}$ bytes = 22 KB

(iii) Max^m. degree of parallelism $\rightarrow 1$.

to enable

or + TUPC-H/W



stored
al generate

of signal
control signals


of signals
of 8-Flag
red in

↳ To overcome the shortcomings of H μ PC & V μ PC.


Soft-V μ PC:



2⁸ Control Signals =



3 Control Signal:



(3 degree of parallelism)


Max^m. degree of parallelism = 3

↳ Here, Control Signals are divided into groups of mutually exclusive signals, each group enables 1 control signal simultaneously.

Qr. A μ -inst'n supports 5 mutually exclusive group of control signal.

G₁: 20 G₂: 10 G₃: 2 G₄: 42 G₅: 17 CS

(i) How many bits are saved using V μ PC over H μ PC.



21 bits = 5 bits 4 1 6 5

$$H\mu PC = 20 + 10 + 2 + 42 + 17 = 91 \text{ bits}$$

$$V\mu PC = 21 \text{ bits}$$

$$\text{No. of bits saved} = 91 - 21 = 70 \text{ bits}$$

(ii) Con

7 clock

There a

Control.

1 - addr

& CAR.

A E

7 c

we stud

11

T_{H/1}

S

(ii) Max^m. degree of parallelism = $\frac{5 \text{ Shekar's Victory}}{5 \text{ Groups}}$
 DATE PAGE

Q- Consider a CPU where all instructions take 7 clock cycles to complete the execution of each. There are 140 instructions in inst'n set and 125 control signals are ~~more~~ needed to be generated using 1-address HUPC. what is the min^m. size of CW & CAR?


A- Control Signals $\rightarrow 125$
 So, No. of bits in F is $\rightarrow 125$ bits

7 clock cycle is needed for each inst'n. But, we studied that 1 inst'n needed 1 clock cycle. So,

1 inst'n \rightarrow 7 cycle
 i.e. 7 inst'n or CW

140 inst'n $\rightarrow 140 \times 7$ CW's
 $= 980$ CW's

\downarrow
 ≈ 10 bits, So CAR = 10




CW = $125 + 10 = \underline{135}$ bits

$T_{HW} < T_{HUPC} < T_{SoftVUPC} < T_{VUPC}$ \rightarrow Response Time

$B_{UPC} < S_{SoftVUPC} < S_{HUPC}$ \rightarrow Size of CM.
 Gold

ALU & Data Path:-



Uni-Bus Structure

The registers, ALU and interconnecting BUS is called ALU Data path.

Constant is used to increment PC.

If $Select = 0 \Rightarrow$ MUX output = Constant

If $Select = 1 \Rightarrow$ MUX output = Y

The operations performed can be -

1. Register Transfer:

e.g. $R_2 \leftarrow R_1$

Step 1:

R_{1out}, R_{2in}

Min^m. No. of clocks = 1.

2. ALU Operation: $(R_3 \leftarrow R_1 + R_2)$

Step 1: R_{1out}, Y_{in}

Step 2: $R_{2out}, Select = 1, ADD$

Step 3: Z_{out}, R_{3in}

Min^m. no. of clocks = 3

[No. of clocks = No. of Steps]

[No more than 1 Out operation can be in one clock cycle]

$\Rightarrow I_f$

Step 1:

Step 2:

• I_r will de

3. Mer

• I_f

• I_f

Step 1:

Step 2:

Step 3:


4. Memo

Step 1:

Step 2:

Step 3:

⇒ If two data paths are used,



Step 1: $R_{1out}, Y_{in}, R_{2out}, Select = 1, Add$

Step 2: Z_{out}, R_{3in}

Min^m no. of clocks = 2.

• In a processor, the increase in no. of data paths will decrease clock cycles required.

3. Memory Read: $(R_1 \leftarrow M[R_3])$



• If instruction then put in PC.

• If data, then put in R_3 .

Step 1: $R_{3out}, MAR_{in}, Read$

Step 2: WFM (Wait for Memory Function to Complete)

Step 3: MDR_{out}, R_{1in}

Min^m no. of clocks = 3 (depends on WFM)

4. Memory Write: $(M[R_3] \leftarrow R_1)$

Step 1: R_{3out}, MAR_{in}


Step 2: $R_{1out}, MDR_{in}, Write$

Step 3: WFM

Min^m no. of clocks = 3

clocks steps
an 1
in com
clock
]

Q.



The min^m. no. of clock cycles required to perform $R_0 \leftarrow R_1 + R_2$ A) 2 B) 3 C) 4 D) 5

Ans

- Step 1: R_1 out, S_{in}
- Step 2: R_2 out, $Add\ Select = 1$, Add
- Step 3: Z out, R_{0in}

Step 1: R_1 out, S_{in}

Step 2: R_2 out, T_{in} , Add , R_{0in}

Min^m. no. of clocks = 2

NUMBER SYSTEM:-

	Radix/Base	Digits	Min/Bits
Binary	2	0, 1	1
Octal	8	0 to 7	3
Decimal	10	0 to 9	4
Hexadecimal	16	0 to 9 A to F	4

Conver

① ②

(2)

2	0
2	1
2	
2	
2	
2	

② Binary

(10)

$$2^4 \times 1 + 2^3$$

$$16 + 4$$

$$= 20$$

③ Hexa

(B)

$$16^3 \times B + 16^2$$

④ Direc

Octal:

Binary:

Hexa:

Conversions:-

① Decimal to Binary

$$(23.875)_{10} = (?)_2$$

$$\begin{array}{r|l} 2 & 23 \\ \hline 2 & 11 \\ 2 & 5 \\ 2 & 2 \\ 2 & 1 \\ \hline & 0 \end{array}$$

$$\begin{array}{r} 0.875 \times 2 \\ \hline \leftarrow 1.750 \\ 0.750 \times 2 \\ \hline \leftarrow 1.500 \\ 0.5 \times 2 \\ \hline \leftarrow 1 \end{array}$$

$$\Rightarrow (10111.111)_2$$

② Binary to Decimal

$$(10111.111)_2 = (?)_{10}$$

$$\begin{aligned} & \cdot \cancel{4 \times 2^1} + \cancel{2 \times 2^1} + \cancel{2 \times 2^0} \\ & 2^4 \times 1 + 2^3 \times 0 + 2^2 \times 1 + 2^1 \times 1 + 2^0 \times 1 + 2^{-1} \times 1 + 2^{-2} \times 1 + 2^{-3} \times 1 \\ & 16 + 4 + 2 + 1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \\ & = (23.875)_{10} \end{aligned}$$

③ Hexa to Decimal

$$(B027)_{16} = (?)_{10}$$

$$16^3 \times B + 16^2 \times 0 + 16^1 \times 2 + 16^0 \times 7$$

④ Direct Relationship among Octal, Binary & Hexadecimal

$$\text{Octal: } (6 \ 6 \ 6 \ 6)_8$$

$$\text{Binary: } \underline{110110110110}$$

$$\text{Hexa: } (D \ B \ 6)_{16}$$

Q- $(123456)_8 = (?)_{16} \& (?)_4$

Convert to Binary.

$(123456)_8 \rightarrow 001010011100101110$

Hexa: $(A72E)_{16}$

Binary: 001010011100101110

Radix 4: $(22130232)_4$

Base 4 means, It is 4 digit system so 2 bits required to represent.

Q- The no. of 1's in binary representation of the expression

$16^3 \times 11 + 16 \times 4 + 3 = \underline{\hspace{2cm}}$

$(16^3 \times 11 + 16^2 \times 0 + 16^1 \times 4 + 16^0 \times 3)_{10}$

↓

$(B043)_{16}$

↓

$(1011000001000011)_2$

No. of 1s = 6

Q- The no. of 1's in binary representation of the expression

$4096 \times 9 + 256 \times 6 + 16 \times 7 + 2 = \underline{\hspace{2cm}}$

$(16^3 \times 9 + 16^2 \times 6 + 16^1 \times 7 + 16^0 \times 2)_{10}$

↓ Binary

$(1001011001110010)_2$

No. of 1's = 8

Q- A
to repr
3 di

No. of digits

So,

Q- A
to rep

Thus,

ans

Q- A decimal no. has 46 digits, the no. of bits to represent in binary is ?

3 digit Decimal no.

3 digit Binary No.

Let 999

Let 7

No. of digits \leftarrow $10^3 - 1$
 \downarrow
 radix

$2^3 - 1$

Conversion

$10^3 - 1 = 2^k - 1$

$k \rightarrow$ no. of digits in binary.

So, $10^{46} = 2^k$

$k = 46 \log_2 10$

Q- A binary no. has 96 digits, the no. of bits to represent in decimal is ?

$2^{96} - 1 = 10^k - 1$

$k = 96 \log_{10} 2$

Thus, for any 2 systems -

$r_1^{k_1} = r_2^{k_2}$

where $r_1, r_2 \rightarrow$ Radix / Base

$k_1, k_2 \rightarrow$ No. of digits

Q Data Representation:-

Fixed Point Representation

- ① Integer
- ② Small range of values

Floating Point Representation


- ① Real or float data
- ② Suitable for large range of values.

a) Sign
h/w

A) Fixed Point Data Representation:

3 approaches -

1) Signed Magnitude form:



b₇ (sign bit)

b₇ = 0 ⇒ +ve magnitude
b₇ = 1 ⇒ -ve magnitude

e.g.

+14 → 00001110

-14 → 10001110


b) Zero
+c
-o

3) 2's

Limitations:

a) Sign bit considered explicitly, requires additional hardware for resultant sign.

e.g.



a) Sign
b) Add
only

b) Addition & Subtraction are performed in separate hardware.

Zero has two representation

+0 ⇒ 00000000

-0 ⇒ 10000000

Hence, difficult to test for zero.

c) Zero
+
-
c
d

Representation
or float
ta
able for large
of values.

2) 1's Complement Form:

$$+14 \Rightarrow 00001110$$

$$-14 \Rightarrow \text{1's complement of } (+14)$$

$$\downarrow$$

$$11110001$$

a) Sign bit is not considered explicitly, no additional h/w required.

b) Zero has two representations

$$+0 \Rightarrow 00000000$$

$$-0 \Rightarrow \text{1's Complement} \rightarrow 11111111$$

3) 2's Complement Form:

$$+14 \Rightarrow 00001110$$

$$-14 \Rightarrow \text{2's complement of } (+14)$$

$$\downarrow$$

$$\text{1's complement} + 1$$

$$11110001$$

$$\quad \quad \quad +1$$

$$\hline 11110010$$

a) Sign bit not considered explicitly.

b) Addition & Subtraction are performed using adder only. i.e.

$$+B \Rightarrow \text{1's complement}$$

$$-B = \overline{B} + 1$$

$$A - B = A + \overline{B} + 1$$

c) Zero has only one representation.

$$+0 \Rightarrow 00000000$$

$$-0 \Rightarrow 11111111$$

$$\quad \quad \quad +1$$

$$\hline \text{Gold } \otimes \text{ } 00000000 \checkmark$$

discarded.

Hexad

bit

error

B) ~~Power~~ Floating Point Representation:

$$\pm m \times r^{\pm e}$$


- m: mantissa/significant
- r: Radix/Base
- e: Exponent

Eg. $+ 32.625 \times 10^{+3 \rightarrow e}$

\downarrow \downarrow
 m r

$+ 1011.101 \times 2^{+101 \rightarrow e}$

\downarrow \downarrow
 m r



eg. ② $0.1011101 \times 2^{1001}$

\downarrow
 m

~~No~~ the MST of mantissa should be non-zero, that is called Normalised floating point no.

Any
1) N

2) \pm

Any
ted as
Single
1) $\left[\begin{array}{c} S \\ \downarrow \end{array} \right]$
sign of mantissa

2) $E' =$
 $E' + 1$ is
 E_s value
eg. $E =$
 $E' =$
 $E = 3$
 $E' = :$

The
sign
(1)
0/1
0/1

• Any floating point number represented as

1) Normalised form


$$\pm 0.1 bbb \dots b \times 2^{\pm e}$$

Radix, Decimal point assumed.

2) $\pm \underbrace{1.bbb \dots b}_m \times 2^{\pm e}$


radix, decimal point & 1 are assumed.

• Any floating point data in IEEE 754 can be represented as



2) $E' = E + 127$
 E' is taken to make E 's value always positive.

Eg: $E = -3$
 $E' = -3 + 127 = 124$
 $E = 3$
 $E' = 3 + 127 = 130$



2) $E' = E + 1023$

For k bits bias value is $\Rightarrow 2^{k-1} - 1$

for Single & Double precision both

⊗ The value represented by Single Precision -

Sign	Exponent	Mantissa	Value
(1)	(0)	(23)	$(-1)^S (1.m) \times 2^{E'-127}$
0/1	other than all 0's & all 1's	x x x ... x	$(-1)^S (1.m) \times 2^{E'-127}$
0/1	all 0's	other than all zero's	$(-1)^S (0.m) \times 2^{E'-126}$

zeros


Note:

$$1.011000 \dots 0$$

$$1 + 2^{-1} \times 0 + 2^{-2} \times 1 + 2^{-3} \times 1$$

9 PIPELINE

Eg:



For Double Precision

$$(-1)^s (1.M) 2^{E'-1023}$$

$$(-1)^s (0.M) 2^{-1022}$$

Q. what is the value denoted by 23 Single precision.

$$0 \ 10000011 \ 1000 \dots 0$$

\downarrow \downarrow
 $S=0$ $E'=131$

$$V = (-1)^s (1.M) 2^{E'-127}$$

nd form

$$= (-1)^0 [1 + (1000 \dots 0)] 2^{131-127}$$

$$= (1 + 2^{-1} \times 1 + 2^{-2} \times 1 + 2^{-3} \times 0 \dots) \times 2^4$$

$$= (1 + \frac{1}{2} + \frac{1}{4}) \times 2^4 \Rightarrow 16 + 8 + 4 = 28$$

Q. Identify the value denoted by

$$1 \ 00101111 \ 100 \dots 0$$

\downarrow \downarrow
 $S=1$ $E'=47$

$$V = (-1)^s (1 + 2^{-1} \times 1) 2^{47-127} \Rightarrow -(1.5) \times 2^{-80}$$

Q. Represent -23.875 in Single precision?

Sol:-

Binary

$$-(10111.111)_2$$


$$\downarrow$$

$$1.0111111 \times 2^{+4}$$

$$M = 0111111$$

$$E' = E + 127 = 4 + 127 = 131$$

$$S = 1$$



Stage i


1

Let

- Ass
- the
- Using

9) PIPELINING G:

Eg: $D_i \leftarrow A_i * B_i + C_i$
 $i = 1 \text{ to } 4$



1 segment \equiv 1 clock cycle.

Let $n \rightarrow$ no. of tasks / inst'n
 $k \rightarrow$ no. of stages / segment

- Assume each stage completes in 1 clock cycles.
- the No. of clocks in sequential or non-pipelined

No. of clocks = $n * k$

e.g. $\rightarrow 4 * 3 = 12$ clock cycles.

Using pipelined execution

↓	Seg 1 R_1, R_2	Seg 2 R_3, R_4	Seg 3 R_5
1	A_1, B_1	—	—
2	A_2, B_2	$A_1 * B_1, C_1$	—
3	A_3, B_3	$A_2 * B_2, C_2$	$A_1 * B_1 + C_1$
4	A_4, B_4	$A_3 * B_3, C_3$	$A_2 * B_2 + C_2$
5	—	$A_4 * B_4, C_4$	$A_3 * B_3 + C_3$
6	—	—	$A_4 * B_4 + C_4$

No. of clocks = 6


Gold 8

No. of clocks = $k + (n-1)$ $\rightarrow k \Rightarrow$ cycle taken by 1st task
 $\rightarrow (n-1) \Rightarrow$ cycle taken by rest of tasks.

e.g. $3 + (4-1) = 6$

- Pipelining allows to implement parallel processing in a uniprocessor system.
- Pipelining improves the performance or throughput
- Pipelining divides the given problem into sub operations called segment, all segments operate simultaneously.

Q. A 4-segment pipeline is



A pipeline can be -

1) Asynchronous Pipeline.

The data flow along the pipeline stages is controlled with hand-shake protocol.

2) Synchronous Pipeline

- On a common load all the registers transfer data to the next level or stages, simultaneously.

- By default all the pipelines are synchronous.

A task is the total operation performed by going through all stages of a pipeline.

Stage

it varies operation

Interstage

Int same f

- The execution

- The

- The n, k -

Spee

Stage Delay (t_i) :-

The processing time in each stage or segment, it varies from stage to stage based on type of operation.

Interstage Delay (t_d) -

Interstage transfer of data (buffer overhead), it is same for all stages.

- The time period for the clock cycle in pipelined execution

$$t_p = \max_{i=1}^k \{t_i\} + t_d$$

→ adding buffer overhead

$\max \{t_i\} \gg t_d$, So

$$t_p = \max_{i=1}^k \{t_i\}$$

- The frequency of pipeline

$$f_p = \frac{1}{t_p}$$

- The time required in pipelined execution for n, k -

$$T_p = \{k + (n-1)\} * t_p$$

Speed Up :

$$S = \frac{\text{time without pipeline}}{\text{time with pipeline}}$$

Let t_n is the time required to complete a task in non-pipeline

$$S = \frac{n \times t_n}{\{k + (n-1)\} \times t_p} \quad \text{--- (1)}$$

~~$t_n \approx k \times t_p$~~

1 task time in non-pipeline $\leftarrow t_n \approx k \times t_p$ \rightarrow 1 clock cycle time.
No. of cycles

Substitute in (1)

$$S = \frac{n k}{k + (n-1)} \quad \text{--- (2)}$$

For large no. of tasks k
 $k + (n-1) \rightarrow n$

Substitute in (2)

$$S = \frac{n \times t_n}{n \times t_p}$$

$$S = \frac{t_n}{t_p}$$

Substitute in (2)

$$S = \frac{n k}{n}$$

$$S = k$$

The max^m speed up that can be achieved using pipelined processor is always equal to No. of stages.

$$S_{\max} = S_{\text{ideal}} = k$$

Or- The 100 tasks

Or- For up for

The efficiency of a pipeline,

$$E_k = \frac{S}{k}$$

$$= \frac{n k}{k + (n-1)}$$

$$E_k = \frac{n}{k + (n-1)}$$

The throughput of a pipeline

H_k = No. of jobs performed in unit time

$$H_k = \frac{n}{\{k + (n-1)\} * t_p}$$

$$H_k = E_k * \frac{1}{t_p}$$

$$H_k = \frac{1}{t_p} * E_k$$

Q1- The no. of clock cycles needed in a pipeline to execute 100 tasks in six segments, is —?

$$\begin{aligned} & k + (n-1) \\ &= 6 + (100 - 1) \\ &= 6 + 99 = 105 \text{ clocks.} \end{aligned}$$

Q2- For a given six-segment pipeline, what is the speed up for 100 tasks.

$$\begin{aligned} S &= \frac{n k}{k + (n-1)} \\ &= \frac{100 * 6}{105} \end{aligned}$$

Gold

$$= 5.71$$

using
 yes.

Q- During floating point arithmetic the time delays in 4-stages of a pipeline are 50ns, 80ns, ~~90ns~~ & 80ns, with an interstage delay of 10ns.

(i) what is the speed up achieved?

$$t_p = 90 + 10$$

$$t_p = 100 \text{ ns}$$

$$\text{So } t_n = 50 + 80 + 90 + 80 + 10 \rightarrow \text{final result will go to register only.}$$

$$= 300 + 10 = 310$$

$$S = \frac{t_n}{t_p}$$

$$S = \frac{310}{100}$$

$$S = 3.1$$

(ii) Max^m. Speed up achieved is ?

$$S_{\text{max}} = k$$

$$= 4$$

Q- Consider a 4-stage pipeline, which is operated with 1 MHz clock. what is the ave. time required for 10 instructions? $n=10$, $k=4$, $f_p = 1 \text{ MHz}$

$$t_p = \frac{1}{10^6} = 1 \mu\text{sec.}$$

~~Tavg =~~

$$T_p = (k + (n-1)) * t_p$$

$$= (4 + 9) \times 1 \mu\text{sec.}$$

$$= 13 \mu\text{sec.}$$

Q- Consider a uniform 5ns.

(i) what

(ii) what

S

Q- Consider

of S_3 is

S_1 is 10

of S_1 is

t_p

t_n

S

Q. Consider a 4-stage pipeline where each stage takes a uniform delay of 20 ns and has buffer overhead of 5 ns.

(i) what is the freq. of pipeline?

$$t_p = 20 + 5$$

$$= 25 \text{ ns}$$

$$f_p = \frac{1}{25}$$

$$= 0.04 \times 10^9$$

$$= 40 \text{ MHz}$$

(ii) what is the speed up achieved?

$$S = \frac{t_n}{t_p}$$

$$S = \frac{20 \times 4 + 5}{25}$$

$$S = \frac{85}{25} = 3.4$$

Q. Consider a 5-stage instruction pipeline, where delay of S_3 is twice to that of S_2 & half to that of S_5 . S_1 is having same delay as that of S_3 & S_4 . The delay of S_1 is 10 ns, what is the speed up achieved?

S_1	S_2	S_3	S_4	S_5
t_1	$t_1/2$	t_1	t_1	$2t_1$
10	5	10	10	20

$$t_p = 20$$

$$t_n = 55$$

$$S = \frac{55}{20} = 2.75$$

Gold

Q- Consider two pipelines A & B where A is having 5 stages with delays 3, 1, 1, 1 & 2 ns. B is having 9 stages with a uniform delay of 2 ns. How much time is saved using design B over design A for 100 instructions?

$$n = 100$$

$$T_p = \{k + (n-1)\} \times t_p$$

$$t_{ap} = 4 \text{ ns}$$

$$t_{bp} = 2 \text{ ns}$$

$$T_a = \{5 + 99\} \times 4$$

$$= 104 \times 4$$

$$= 416$$

$$T_b = (9 + 99) \times 2$$

$$= 108 \times 2$$

$$= 216$$

Time saved = $T_a - T_b$

$$= 200 \text{ ns}$$

Q- What is the efficiency of a six segment pipeline for 100 tasks?

$$E_r = \frac{n}{k + (n-1)}$$

$$= \frac{100}{6 + 99}$$

$$= 0.95$$

3) Instruction Pipeline:

Each instruction execution involves the phases - IF, ID, OF, EX etc. Overlapping of these phases for multiple instructions is instruction pipeline.

The behaviour of a pipeline can be visualized using space-time diagram.

For 4 instructions in 4 stages

I ₁
I ₂
I ₃
I ₄

All 4

Cons required

(i) The non-pi

(ii) NO

I ₁	1
I ₂	
I ₃	
I ₄	

Space-time Diagram

Shekar's Victory

	1	2	3	4	5	DATE	PAGE
I ₁	IF	ID	OF	Ex		6	7
I ₂		IF	ID	OF	Ex		
I ₃			IF	ID	OF	Ex	
I ₄				IF	ID	OF	Ex

All segments are fully overlapped.

Q. Consider a 4-stage pipeline where the clock cycles required for each stage of 4 instructions given as

	F	D	E	S	
I ₁	2	1	2	2	⇒ 7
I ₂	1	3	3	2	⇒ 9
I ₃	2	2	2	2	⇒ 8
I ₄	1	3	1	1	⇒ 6

(i) The no. of clock cycles required in sequential or non-pipelined execution is ?

$$7 + 9 + 8 + 6 = 30 \text{ clocks.}$$

(ii) No. of clock cycles req. in pipelined execution

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I ₁	F	F	D	E	E	S	S								
I ₂			F	D	D	D	E	E	E	S	S				
I ₃				F	F	D	D	D	E	E	E	S	S		
I ₄					F				D	D	D	E	S		

14 Clocks

Gold

Stall Cycle:

During which no meaningful operations performed, for an instruction. It arise —

- 1) Uneven stage clock cycles for inst's
- 2) Data and control dependency
- 3) The effective speed up

$$S_{eff} = \frac{S_{ideal}}{1 + (Stalls\ freq. \times Stall\ Cycles)}$$

$$S_{eff} = \frac{k}{1 + (Stall\ freq. \times Stall\ Cycles)}$$

Q1- Suppose there are 5 stages that have 1 stall cycle per memory dependency. What is the effective speed-up with 20% memory reference?

$$S_{eff} = \frac{5}{1 + \frac{20}{100} \times 1}$$

$$= \frac{5}{1.2} \approx 4.16$$

Q2- Consider a pipelined processor with 4 stages to execute the loop

```
for(i=1; i<=100; i++)
{
    I1;
    I2;
    I3;
    I4;
}
```

The Instruction


I₁

I₂

I₃

I₄

(i) The



(i=2) I₁

(ii) The stages

I₁

I₂

I₃

I₄

The clock cycles needed by the stages for each instruction are -

	S_1	S_2	S_3	S_4
I_1	1	2	1	2
I_2	2	1	2	1
I_3	1	1	2	1
I_4	2	1	2	1

(i) The O/P of I_1 for $t=2$ is available after _____ clocks.

	1	2	3	4	5	6	7	8	9	10	11	12	13
I_1	S_1	S_2	S_2	S_3	S_4	S_4							
I_2		S_1	S_1	S_2	S_3	S_3	S_4						
I_3			-	S_1	S_2	S_3	S_4	S_4					
I_4				-	S_1	S_1	S_2	S_3	S_4	S_4			
I_1 (at $t=2$)						-	-	S_1	S_2	S_2	S_3	S_4	S_4

No. of clocks = 13.

(ii) The no. of cycles needed by 4 instructions in 4

stages	S_1	S_2	S_3	S_4
I_1	2	1	1	1
I_2	1	3	2	2
I_3	2	1	1	3
I_4	1	2	2	2

	1	2	3	4	5	6	7	8	9	10	11	12
I ₁	S ₁	S ₁	S ₂	S ₃	S ₄							
I ₂			S ₁	S ₂	S ₂	S ₂	S ₃	S ₃	S ₄	S ₄		
I ₃				S ₁	S ₁	S ₂		S ₃		S ₄	S ₄	S ₄
I ₄					S ₁		S ₂	S ₂	S ₃	S ₃	S ₄	S ₄

Shri
DATE
PAGE

No. of clocks
= 13

The no. of clocks required to execute the loop
 for (i=1; i<=2; i++)
 {
 I₁;
 I₂;
 I₃;
 I₄;
 }

1 iteration → 8 instructions.

Pipeline Conflicts / Hazards / Dependencies / Difficulties :-

i) Data Dependency

E.g. I₁: R₂ ← R₀ + R₁
 I₂: R₃ ← R₂ * R₄
 I₃: R₅ ← R₆ - R₇

	1	2	3	4	5	6	7
I ₁	IF	ID	OF	EX			
I ₂		IF	ID	DF	EX		
I ₃			IF	ID	OF	EX	
I ₄				IF	ID	OF	EX


• An instruction depends on results of its previous, leads to data dependency. (like R₂ in I₁ & I₂)

Solutions → H/W (pipeline)
 → S/W (Compiler)

i) Dyn
 B
 parallel
 ii) Del
 I
 I
 I
 But
 iii) Oper
 I
 • By Def
 Or Con
 Fetch
 The F,
 complete
 E stag
 3-clocks
 for the
 require

i) Dynamic Scheduling (H/w or S/w)


Rearrangement of instructions dynamically.



But the instructions after dependency must be parallel.


ii) Delayed Load (S/w)

Will use NOP (NO-operation)
↓
executed by OS.



But increases no. of clock cycles.

iii) Operand Forwarding (H/w)



In addition of storing value in ~~Instead of~~ copy of R2, the value is also directly fetched by I2.

• By Default Operand forwarding will be used in ques.

Qr Consider a pipelined processor with 4-stages Fetch (F), Decode (D), Execute (E) and write-back (W).

The F, D & W stages requires 1-clock cycle to complete the operation for every instruction. The each E stage requires 1-clock for addition & subtraction, 3-clocks for multiplication. If Operand Forwarding is used, for the following program, the no. of clock cycles required ~~old~~ complete sheet ?

no. of clocks = 13

3P
23 clocks

Ans :-

6	7
EX	
OF	EX

enous,

I₁: ADD R₂, R₁, R₀
 I₂: MUL R₄, R₃, R₂
 I₃: SUB R₆, R₅, R₄

	F	D	E	W
I ₁	1	1	1	1
I ₂	1	1	3	1
I ₃	1	1	1	1

	1	2	3	4	5	6	7	8
I ₁	F	D	E	W				
I ₂		F	D	E	E	E	W	
I ₃			F	D	-	-	E	W

2) Control Dependency

E.g:

I₁
 I₂
 I₃ BNZ I₇
 I₄
 I₅
 I₆
 I₇

	1	2	3	4	5	6	7
I ₁							
I ₂							
I ₃							
I ₇ /I ₄							

IF ID OF Ex
 - - - IF

• Arise due to branching.

↳ I₃ BNZ I₇

Until I₃ will not complete, can't initiate I₄ or I₇.

~~1) Prefetched Target address.~~

1) Prefetch address

2) Delay

that I

3) Branch

2.

Prefetch

① ↓

Branch r takes

(Target = I)


* If penalty

1) Prefetch target Address (H/W):
 If branch is found, it will prefetch the ~~target~~ target address and accordingly I₄ or I₇ will start.

Shekar's Victory
 DATE: _____ PAGE: _____

2) Delayed Load (S/W):
 Will execute NOP until I₃ completes after that I₄ or I₇ executes, but increases clock cycles.

3) Branch Prediction (Default):



6 7

* If prediction goes wrong, leads to branch penalty.

Ex
 - - IF

I7.

