

I

(8-11 Marks)

COMPUTER ORGANISATION = Shetar Ramchandani

DATE 19/11 PAGE

- ✓ 1. Memory Interfacing } Paul Chowdery
- 2. I/O " "
- 3. Machine Instructions - Hayes
- 4. Control Unit Design - Morris Mano
- 5. ALU Data Path - "
- 6. Addressing Modes - "
- 7. Number System - "
- 8. Data Representation - "
- 9. Pipelining - Hayes

Compute

ALU,

Comput


I/O

Comput

Memo

Register

Introduction:



1 bit - 0 or 1 - 2

2 bit - 00, 10, 01, 11 - 4

!
k bits - - - - - 2^k possibilities

Or - A digital system has 986 possibilities. The min.
bits to represent - 2^{10}
10 bits.

1 Bit - 0 or 1

8 bits - 1 byte

Shikhar's Victory

DATE

PAGE

1024 bytes - 1 KB

1024 KB = 1 MB

1024 MB = 1 GB

Computer Architecture:

It deals with instructions, addressing modes, ALU, Pipelining etc (Internal Design).


Computer Organisation:

It deals with how various memory and I/O interact with a system.

Computer design:


It deals with hardware design.

Memory Interfacing -



Data

Memory Hierarchy:



Cache levels { Random Access
Main Memory

Magnetic Disks \rightarrow Semi Random Heisen


Magnetic Tapes → Sequential Access

- The purpose of memory hierarchy is to bridge the speed mismatch b/w fast fastest processor to slowest memory at reasonable cost.
 - The goal of memory hierarchy is to minimize average access time of entire memory system.
 - Since same info. presents at each level,

- If processor refers to i^{th} level memory, is found then 'Hit', otherwise 'Fault'.


Shekar's Victory

DATE _____ PAGE _____



- In a 2-level memory system -


Case 1:



$$T_{avg.} = H_1 \times T_1 + (1 - H_1) T_2$$

$$C_{avg./bit} = \frac{C_1 S_1 + C_2 S_2}{S_1 + S_2}$$

Case 2: Strict Hierarchy



$$T_{avg.} = H_1 \times T_1 + (1 - H_1) \times (T_2 + T_1)$$

$$C_{avg./bit} = \frac{C_1 S_1 + C_2 S_2}{S_1 + S_2}$$

ide
slowest


minimize

Gold

• In a 3-level Memory System

Shekar's Victory
DATE _____ PAGE _____

Case 1: (default)




100 words
 $80\% \rightarrow 80 \text{ words} \rightarrow L_1 \text{ (Hit)}$
 $20\% \rightarrow 90\% \rightarrow L_2 \Rightarrow 18 \text{ words}$
 $L_2 \text{ (Hit)} \quad L_3 \Rightarrow 2 \text{ words}$

$$T_{avg} = H_1 \times T_1 + (1-H_1) H_2 \times T_2 + (1-H_1)(1-H_2) \times T_3$$

$$C_{avg/\text{bit}} = \frac{C_1 S_1 + C_2 S_2 + C_3 S_3}{S_1 + S_2 + S_3}$$

Case 2: (Strict Hierarchy)



Q - A
access
ns 3C
g)

$$T_{avg.} = H_1 \times T_1 + (1-H_1) H_2 \times \frac{(T_2 + T_1)}{(T_3 + T_2 + T_1)} + (1-H_1)(1-H_2)$$

$$C_{avg./bit} = \frac{C_1 S_1 + C_2 S_2 + C_3 S_3}{S_1 + S_2 + S_3}$$

Q- Consider a 2-level memory system, where the access time of level-1 & level-2 memories are T_1 ns & T_2 ns. What is the avg. access time, if the hit ratio is 90%.

$$\begin{aligned} T_{avg.} &= (0.9) \times 10 + 0.1 \times 150 \\ &= 9 + 15 \\ &= 24 \text{ ns} \end{aligned}$$

Q- A system is employing with 2-levels. The avg. access time w/o level-1 is 150 ns & with level 1 is 30 ns. The Level 1 access time is 20 ns. What is
 i) Hit Ratio

$$T_2 = 150 \text{ ns}, T_1 = 20 \text{ ns}$$

$$Hit \#_2 \Rightarrow T_{avg.} = 30 \text{ ns}$$

$$30 = H_1 \times 20 + (1-H_1) \times 150$$

$$30 = 150 - 130 H_1$$

$$H_1 = \frac{120}{130} = \frac{12}{13}$$

$$= 92.33$$

Gold

Q) If hit ratio is made to 100%, what is the access time of L₁ & L₂ memories.

$$T_1 = 20 \text{ ns}$$

$$T_2 = 150 \text{ ns}$$

Note:

Hit ratio doesn't influence the individual access time of L₁ & L₂. Therefore, T₁ = 20 ns & T₂ = 150 ns, but the T_{avg.} value will change.

Q-3) If T_{avg.} is increased by 10%, what is the % of change in hit ratio?

$$H \propto \frac{1}{T_{avg.}}$$

$$T_{avg.} = 30 + 10\% \text{ of } 30 \\ = 33 \text{ ns}$$

$$33 = H_1 \times 20 + (1-H_1) \times 180$$

$$33 = 150 - 130H_1$$

$$H_1 = \frac{117}{180}$$

$$= 90\% \Rightarrow 2.33\% \text{ decreased.}$$

Q- At 0.8 hit in level-1 memory, the avg. access time is increased by 20% from 60 ns. & the L₁ memory is 5 times faster than L₂. What is the % of change in hit ratio?

- A) 10% \uparrow B) 20% \uparrow C) 10% \downarrow D) 20% \downarrow

Q-
Time
1 ns,
are
with
T_c

$$T_{avg\cdot 1} = 60 \text{ ns}$$

$$T_{avg\cdot 2} = 60 + 50 \cdot 20\% \text{ of } 60$$

$$= 60 + 12$$

$$= 72$$

$$60 = 0.8 \times T_1 + 0.2 \times 5T_1$$

$$60 = 1.8 T_1$$

$$T_1 = \frac{60}{1.8} = \frac{600}{18} = 33.33$$

$$= 33.33$$

$$\text{vs the } T_2 = H_1 \times 33.33 + (1-H_1) \times 5 \times 33.33$$

$$T_2 = H_1 \times 33.33 + (1-H_1) \times 166.66 \text{ ns}$$

$$T_2 = 166.66 - 133.33 H_1$$

$$H_1 = \frac{94.66}{133.33}$$

$$= 10\% \downarrow$$

Q- Consider a system with 2-level cache, the access time of L₁ cache, L₂ cache and main memory are 1ns, 10ns & 500 ns. The hit rate of L₁ & L₂ caches are 0.8 & 0.9. What is T_{avg}? Ignoring searched time within cache.

$$T_{avg} = 0.8 \times 1 + 0.2 \times 0.9 \times 10 + 0.2 \times 0.1 \times 500$$

$$= 0.8 + 1.8 + 10$$

$$= 12.6$$

access

L₁

the

b- A system is employing with 3 levels of memory
 access time of L_1 , L_2 & L_3 memories is 100 ns/word,
 150 ns/word & 500 ns/word. The L_2 & L_3 memories
 are divided into a block of 5 words. When a
 page fault occurs in L_1 or L_2 , the processor must
 read from L_3 memory only. The H_1 & H_2 are
 80% & 90% respectively. What is T_{avg} ?


$$T_1 = 100 \text{ ns}$$

$$T_3 = 500 \times 5 = 2500 \text{ ns}$$

$$T_2 = 150 \times 5 = 750 \text{ ns}$$

$$\begin{aligned}
 T_{avg} &= 0.8 \times 100 + 0.2 \times 0.9 (100 + 750) + 0.2 \times 0.1 (100 + 750 + 2500) \\
 &= 80 + 0.9 \times 170 + 0.02 \times 3350 \\
 &= 80 + 153 + 67 \\
 &= 283 + 67 \\
 &= 300
 \end{aligned}$$

Cache Memory:



- It is small and fastest memory.
- By placing most frequently used data and instructions, in a small cache, the average access

time can be minimized, thus improve the performance.

- The performance of cache is known with hit ratio.

$$\text{Hit Ratio} = \frac{\text{No. of hits}}{\text{Total References to Memory}} \times 100$$

- When miss occurs, the processor directly obtains from M.M and a copy of it is brought into cache for future references.

$$\text{Hit Ratio} = \frac{\text{No. of hits}}{\text{No. of hits + No. of misses}} \times 100$$


- Cache memory works on the principle called 'Locality of Reference'.

LOR: It states that the references to memory at any given interval of time tends to be confined within a few localised area in memory.

It can be

1) Spatial LOR

It means that instructions in close proximity do a recently executed instruction.



- The increase in block size will increase hit ratio or performance.

- The first attempt to a word in a block is always a 'miss' (compulsory miss).

(c)

2) Temporal LoR:

It means that the recently accessed word (instructions or data) is likely to be needed very soon, and repeatedly.

for ($i = 1$; $i \leq 100$; $i++$)

$i = 1 \rightarrow$ miss

$(i = 2 \rightarrow 100) \rightarrow$ hit

$$\text{so H.R.} = \frac{99}{100}$$

The misses due to capacity limitation are

"Capacity Misses":

- The performance of Cache (Hit Ratio) depends on —

- 1) Cache Size (Small - KBS)
- 2) Cache Block Size (large enough)
- 3) No. of levels of cache (2-level)
- 4) Cache Mapping Technique (0-SIM)
- 5) Cache Replacement Policy (LRU)
- 6) Cache Updation Policy

(a)

1024

page

A) D

(b)


Cache Mapping Techniques:

Shekar's Victory

DATE _____ PAGE _____

The main memory of ~~the system~~ is having 1024 blocks and cache is of 64 blocks. Both partitioned into a block of 16 words.

A) Direct Mapping -



① No. of bit req. to address M.M

$$= 1024 * 16 \text{ words}$$

$$= 2^{10+4}$$

$$= 2^{14}$$

= 14 bits required

• Page = No. of blocks in M.M. as in C.M.

$$\text{No. of pages} = \frac{1024}{64}$$

$$= 16 \text{ pages}$$

$$\downarrow \\ 2^4 = 4 \text{ bits (to represent page)}$$

6th ith block of page = ith block of cache.

- A M.M. block has fixed location in Cache, i.e. i^{th} block of a page mapped to i^{th} block of cache.

- Cache location for a memory block -

$$C.L.(M) = M \% n$$

$$= M \bmod n$$

$M \equiv$ Memory block member


$n \equiv$ No. of cache blocks.

$$C.L.(0) = 0 \% 64 = 0$$

$$C.L.(65) = 65 \% 64 = 1$$

$$C.L.(1023) = 1023 \% 64 = 63$$


- The mapping process is simple.
- The replacement is done when same cache location block is found.
- The hit ratio is very less.
- Accessing same block from diff. pages simultaneously is always a Miss (Conflict).
- The address is divided into




- The higher order bits of the address compared in parallel with all the tags associated with cache blocks. If a match is not found, then it is a Miss!

- The delay due to tag comparison is called settling time or hit latency, or Hit Delay.
- The no. of bits in the tag is called Tag Length or Tag Size.
- The max^m. no. of tag comparisons = 1.

B) Associative Mapping —(Fully Associative Mapping)



- A M.M. block can be placed at any location of cache.
- The replacement is done only when the cache is full.
- Member of Conflict Miss is 0.
- Hit Ratio is very high.
- The address is divided into



- The tag comparison is done sequentially.
- The complexity of comparison hardware is more.
- Max^m. no. of tag comparisons = no. of cache blocks (n)


c) Set Associative Mapping (SAM) -

K-Way SAM.

1
 "2" = "
 "3" = "SAM"
 "16" = "SAM"

- K is no. of blocks in a set.

2-Way SAM:



$$\text{No. of Sets} = \frac{n}{k}$$

$$= \frac{64}{2} = 32 \text{ sets}$$

$$\text{No. of pages} = \frac{1024}{32}$$

$$= 32 \text{ pages}$$

$$= 5 \text{ bits req.}$$

page-00000

page-00001

page-11111

- The Set location of the M.M. block

$$S.L.(M) = M \bmod P$$

E.g:-


$$\begin{aligned} S.L.(0) &= 0 \% 32 \\ &= 0 \end{aligned}$$

$$\begin{aligned} S.L.(32) &= 32 \% 32 \\ &= 0 \end{aligned}$$

$$\begin{aligned} S.L.(64) &= 64 \% 32 \\ &= 0 \end{aligned}$$

- A M.M. block can be placed with k alternatives in a set.

- The replacement is done when the set is full.
- Hit Ratio is Optimal.
- The address is divided into



- No. of ^{tag} comparison = k.
- The complexity of h/w is optimal.
- ~~Processor~~ MS It is a combination of D.M. and A.M.
- It is a collection of D.Ms.
- If k = 1, SAM is DM.

3)

Q-1 A processor refers to the Cache ^{Memory} 1000 times. Out of which 150 references are resulting page fault due to conflicts, 100 of them are due to capacity limitations and 100 of them are due to Compulsory page faults. What is the hit ratio in D.M. & A.M.?

	DM	AM
150 → Conflict	150	X
100 → Capacity	100	100
100 → Compulsory	<u>100</u>	<u>100</u>
	<u><u>650</u></u>	200 miss
	<u><u>850</u></u>	

4)


$$\underline{\text{DM}} \quad \text{H.R.} = \frac{650}{1000} \times 100 = 65\%$$

$$\underline{\text{AM}} \quad \text{HR} = \frac{800}{1000} \times 100 = 80\%$$

Q-2 Consider a cache with 256 blocks, of 16 words each. The M.M. is addressed with 16 bits. How the address is divided or what is the tag size -


Not

1) DM



$$\text{Tag Size} = 4$$


2) AM



tag

. u


3) 4-SAM



$$\begin{aligned} \text{No. of Set}(P) &= \frac{n}{k} \\ &= \frac{256}{4} \\ &= 64 \end{aligned}$$

Tag size = 6

4) 8-Way SAM




$$\begin{aligned} P &= \frac{256}{8} \\ &= 32 \end{aligned} \quad \text{Tag Size} = 7 \text{ bits}$$


Note: The increase of set size (k) increases tag size.

- With respect to complexity $\rightarrow k$ is small.
- " " " Performance $\rightarrow k$ is large.
(Hit Ratio)

Q2- A 4-way SAM cache consists of ~~sixteen~~ total of 64 blocks. The main memory contains 4096 block, each with 128 words. How the add. is decided?



$$\begin{aligned} & 4096 \times 128 \\ & = 2^{12+7} \text{ words} \\ & = 2^9 \text{ words} \\ & \quad + \\ & \quad 19 \text{ bits req. to add. M.M.} \end{aligned}$$



Q3- Consider a 8 million word M.M. and a 56 block cache. Both partitioned into 64 word blocks.

- How the add. is decided?
- What is the tag size or tag comparator size?
- Max. no. of tag comparisons.
- Additional memory for tags.
- Cache Capacity or total Cache size
For DM, AM, 4-SAM & 8-SAM.

Q

1)

2)

3)

4)

5)

A n

2)

3)

4)

5)

4 - 8

P = ?

64
each

Q1

8 M


8 M

$$8 \times 2^{10} \times 2^{10} \Rightarrow 2^{23} \text{ words}$$

+

23 bits

1)



2) 9


3) 1

$$4) \frac{\text{No. of block} \times \text{tag size}}{8} = \frac{256 \times 9}{8}$$

$$5) \boxed{\text{C.C.} = \text{Cache Size} + \text{Tag Memory} + \text{Dirty bit Memory}}$$

A.M

1)



2) 17


3) 256

$$4) \frac{256 \times 17}{8}$$

$$5) \text{C.C.}_2 =$$

4-SAM

1)




$$P = \frac{256}{8^4} = 11$$

= 64 3) 4

$$4) \frac{256 \times 11}{8}$$

5)

8-SAM



2) 12


3) 8

$$4) \frac{256 \times 12}{8}$$

5)

Cache Capacity

Shekar's Victory
DATE PAGE



1 bit / block
(dirty bit field) → (Valid bit)

$$\boxed{C.C. = Cache Size + Tag Memory + Dirty Bit Mapping}$$

Q1:

Case 1:

By default 1 word = 1 byte

$$C.C. = 256 \times 64 \times 1 \text{ byte} + \frac{256 \times 9}{8}$$

= -

Case 2:

Let size of a word is 32 bits (4 bytes)

$$C.C. = 256 \times 64 \times 4 + \frac{256 \times 9}{8}$$


* If dirty bit included,

$$C.C. = 256 \times 64 \times 4 + \frac{9 \times 256}{8} + \frac{256}{8}$$

Q. Consider a 4-SAM cache, ~~with~~ with a total of 128 lines. Each line holds 64 words and the CPU generates 20 bit address of a word ~~in~~ in M.M. How the add. is divided.

A.

$$P = \frac{128}{4} = 32$$




A. A 2-SAM require 8 bit tag comparator while direct DM requires 6 bits tag comparator. If the delay of tag comparator is $120/k$ ns where k is size of tag comparator. Let there is a multiplexer of delay 3ns, what is the settling time in DM & SAM?

A. 2-SAM

No. Multiplexers required so

$$S.T. = \frac{120}{k} = \frac{120}{6} \\ = 20 \text{ ns}$$

2-SAM
Multiplexer as req.



$$S.T. = \frac{120}{6} + 3 = 18$$

Q. Consider 2 Cache Organisations, 1 size of 32 KB.


Victory
DATE PAGE

2-SAM with 32-bit byte block size. Other is of same size but DM. The size of address is 32-bits in both cases. A 2×1 MUX has latency of 0.6 ns while a k-bit tag comparator has a latency of $k/10$ ns. The heat latency of DM is H_1 & 2SAM is H_2 .


1) The value of H_1 is ____.

- ~~(a)~~ A) 2.4 B) 2.3 C) 1.8 ✓ D) 1.7

~~(a)~~ No. of blocks = $\frac{32\text{ KB}}{32\text{ B}} = 1\text{ K}$



$$\begin{aligned} H_2 &= 0.6 + \frac{k}{10} \\ &= 0.6 + \frac{10}{10} \\ &= 2.4. \end{aligned}$$



$$\begin{aligned} H_1 &= \frac{k}{10} \\ &= \frac{17}{10} < 1.7 \end{aligned}$$

Cache Replacement Policy:-

- A replacement policy is required for AM & SAM but not for DM.
- The replacement Policies are aimed to minimize miss penalty for future references.

The Replacement Strategy can be

- 1) Random - No specific Criteria to replace ~~a block~~ block.
- 2) FIFO - the block which enters first is the candidate for replacement.
- 3) LRU - The block which has no references from the longest time. (Default method), called optimal algo.
- 4) LFU (Least freq. Used) - the block with fewest references (counting method).

Q - Consider a direct mapped cache with 8 Cache blocks (0-7). If the memory block requests are in the order (3, 5, 2, 8, 0, 6, 3, 9, 16, 20, 17, 25, 18, 30, 24, 2, 6, 5, 8, 2, 17, 24), w.o.f. memory blocks will not be in the cache at the end of sequence?

- A) 3 B) 10 C) 20 D) 30

Ans -

0	8, 0, 16, 24
1	9, 17, 25, 17
2	2, 18, 2, 82
3	3
4	20
5	5
6	30
7	63

$$3 \oplus 8 = 3$$
$$5 \oplus 9 = 5$$

$$\text{Hit Ratio} = 3/20$$

$$\text{M.R.} = 17/20$$

Q- Consider a Fully Associative Cache, with 8 Cache blocks
and the following sequence of memory block requests-
(4, 3, 25, 8, 19, 6, 16, 35, 48, 22, 8, 3, 16, 25, 7). If LRU is used, which cache block will have memory block 7?

- A) 4 B) 5 C) 6 D) 7

An-

0	4, 45
1	3, 22
2	25
3	8
4	19, 3
5	8, 7
6	16
7	35

$$H.R. = 5/17$$

$$M.R. = 12/17$$

On Ce

If LF
reqe
preser

Set

Set

Set

Set

Q- Consider a 4-SAM with 16 Cache blocks, the memory block requests are in the order (0, 255, 1, 4, 3, 8, 133, 159, 216, 129, 63, 48, 32, 73, 92, 155), w.o.f. memory block, will not be in the cache, if LRU is used?

- A) 3 B) 8 C) 129 D) 216

D) 216

H-

Set 0	0, 48
	4, 32
	8
	216, 92
	9
Set 1	133
	129
	73
Set 2	
	255, 155
	3
Set 3	159
	63

$$S.L.(M) = m \times P$$

$$\therefore P = n/k = \frac{16}{4} = 4$$

$$S.L.(0) = 0 \% 4 = 0$$

$$S.L.(255) = 255 \% 4 = 3$$

$$H.R. = 1/17$$

$$M.R. = 16/17$$

Q- 1

4 b

use

follo


0, 1
M

Set 0

Set 2

blocks
test-
RU in
?

Or Consider a 2-SAM has a total of 8 cache blocks.
 If LRU is used to replace for ~~the memory block~~ ^{Shekar's Victory} request (0, 3, 5, 9, 7, 0, 16, 55). which memory block will present in the cache at the end of sequence?




$$0 \leq 4 \Rightarrow P = \frac{8}{2} = 4$$

- A) 0, 3, 5, 9, 16, 55
- B) 0, 3, 5, 7, 9, 16, 55
- C) 0, 5, 7, 9, 16, 55
- D) 3, 5, 7, 9, 16, 55

Q. Consider a small 2-SAM with a total of 4 blocks. For choosing the blocks to be replaced, use LRU scheme. The no. of cache misses for the following sequence of block address is —

8, 12, 0, 12, 8 is —



$$P = \frac{4}{2} = 2$$

Ans
 No. of misses = $\frac{4}{5}$ out of 5

Q. Consider a 2-SAM, consisting of ~~2² memory blocks~~ and 2^C cache blocks. The cache location for the memory block K is _____.

A) $K \bmod 2^C$

$$P = \frac{2^C}{2} = C$$

B) $K \bmod 2^C$

$$S.L(K) = K \% P$$

C) $K \bmod C$

$$= K \bmod C$$

D) $2^C \bmod K$

Q. Consider the cache has 4 blocks. For the memory references (5, 12, 13, 17, 4, 12, 13, 17, 2, 13, 19, 13, 43, 461, 19). What is the H.R.?

i) FIFO

1) W

ii) LRU

and r

iii) DM

↳ I

iv) 2-SAM (CRU)

↳ ALU

v) FIFO

↳ TH

5	43
12	61
13	
17	19

⑫ ⑬ ⑭
H.R. $\frac{6}{15}$

(ii) LRU

5	4	12, 13, 17
12		
13		
17		

(iii)

12	14	12
13	17	13
2		18
19	43	19

$$H.R. = \frac{1}{15}$$

⑯

(iv)

Set 0
Set 1

12	2
4	
8	27
18	61

$$\frac{4}{15}$$

H.R. = 2

12, 13, 17, 13,

2) W


associ

↳ NC

↳ Ejj

Cach

Cache Updation Policy:



The updation policy can be

1) Write-through Policy

↳ Simultaneous updation of a word in C.M. and M.M..

↳ Inconsistency (Cache Coherence) is resolved.

↳ Always I/O has correct data.

↳ The updation is done with bus increased bus traffic and overhead.

↳ Effective for less updation.

↳ The updation takes T_m time.

2) Write-Back Policy

↳ The updation in M.M. is postponed until the associated block is replaced.

↳ No additional bus traffic.

↳ Effective for more updations.

(Gold)

↳ A word modified in a cache block (she has to dirty block) and the associated dirty bit is set to 1.

↳ The block is transformed to M.M. and updated only when dirty bit is set to 1.


Note:

If no. of dirty blocks is 0, both Write-Through & Write-back has same performance.

Qn. A 64-word cache and M.M. are divided into 16 word blocks. The access time of Cache & M.M. is 10ns ~~for~~/word & 50ns/word. The H.R. for read operation is 80% & write operation is 90%. Whenever a page fault is generated, the associated block must be brought from M.M. to Cache for both Read & Write operations. Let there are 40% diff. reference for write operations.

Case-

- What is the average access time?
- What is throughput?
- If write-through update scheme is used.

An

$$H_R = 80\% \quad H_W = 90\%$$

$$f_R = 60\% \quad f_W = 40\%$$

$$T_{avg} = f_R * T_{avg}(R) + f_W * T_{avg}(W)$$

Case-II

$$T_{avg}(s) = H_R \times T_C + (1 - H_R) (T_B + T_M)$$

$$= 0.8 \times 10 + 0.2 \times 810$$

$$= 8 + 162 \\ = 170 \text{ ns}$$

Shekar's Victory
DATE _____
PAGE _____

Simultaneous
Updation in Cache
& MM

$$T_{avg}(w) = H_W \times T_M + (1 - H_W) (T_B + T_M)$$

$$= 0.9 \times 50 + 0.1 \times 850$$

$$= 45 + 85$$

$$= 90 \text{ ns} \quad \cancel{850} \quad 130 \text{ ns}$$

Case-I

$$T_{avg}(s) = H_R \times T_C + (1 - H_R) T_M$$

$$= 0.8 \times 10 + 0.2 \times 50$$

$$= 8 + 10$$

$$= 18 \text{ ns}$$

$$T_{avg}(w) = H_W \times T_M + (1 - H_W) T_M$$

$$= 0.9 \times 50 + 0.1 \times 50$$

$$= 45 + 5$$

$$= 50 \text{ ns}$$

$$\underline{T_{avg} = 170 + 18 = 188 \text{ ns}}$$

$$\underline{T_{avg} = 170 + 130 = 300 \text{ ns}}$$

$$T_{avg} = 0.6 \times 170 + 0.4 \times 130$$

$$= 102 + 52$$

$$= 154 \text{ ns}$$

$$\boxed{\text{Throughput (Performance)} = \frac{1}{T_{avg}}}$$

$$= \frac{1}{154 \times 10^{-9}} = \frac{1000}{154} \text{ m words/sec.} \\ = 6.5 \text{ MW/sec.}$$

Gold

Ques In the above problem if write-back via update is used, what is T_{avg} and throughput?

Ans

$$T_{avg} = f_r * T_{avg(r)} + f_w * T_{avg(w)}$$

Case - 2

$$T_{avg(r)} = H_r * T_c + (1-H_r) (T_B + T_c)$$

$$= 170 \text{ ns}$$

Cache update with Xfer
MM update
Mapping MM to CPU

$$T_{avg(w)} = H_w * (T_c + T_B) + (1-H_w) (T_B + T_c + T_B)$$

$$= 0.9 * 810 + 0.1 * 1610$$


$$= 729 + 161$$

$$= 890 \text{ ns}$$

Cache

Ques
occupy
and d

A) wh



Case - 1

$$T_{avg(r)} = H_r * T_c + (1-H_r) T_m$$

$$= 18 \text{ ns}$$

$$T_{avg(w)} = H_w * (T_c + T_B) + (1-H_w) T_m$$

$$= 0.9 * 810 + 0.1 * 50$$

$$= 729 + 5$$

$$= 734$$

Ans

Step 2

$$T_{avg} = 0.6 * 170 + 0.4 * 890$$

$$= 102 + 356$$

$$= 458 \text{ ns}$$

Step 3

$$\text{Throughput} = \frac{1}{T_{avg}}$$

$$= \frac{1}{458 \times 10^{-9}} = \frac{1000}{458} \text{ M words/sec} = 2.2$$

\downarrow
 A_1
 A_1
2 elements

A_1

A_1

$$\frac{P_{cA}}{P_{cB}} = \frac{T_{avg\ cB}}{T_{avg\ cA}}$$


Cache Memory and Arrays:-

T_B) Q - Consider an array is A[100] and each element occupies 4 words, A 32 word cache is used and divided into 8 word blocks.

A) What is the H.R. for the statement


for (i=0; i<100; i++)

A[i] = A[i] + 10;




Ans Step 1

Memory Structure



Step 2



Step 3

R R/W

$\begin{cases} A(0) \rightarrow M \\ A(1) \rightarrow H \end{cases}$

H.R. $\Rightarrow \frac{3}{4}$

2 elements will shift from M.M to CM

$\Rightarrow 75\%$

$\begin{cases} A(2) \rightarrow M \\ A(3) \rightarrow H \end{cases}$

b) what is the H.R. for

for ($i = 0$; $i < 100$; $i++$)

$$x = A[i] + 10;$$

A H.R. = $\frac{2}{4} = 50\%$

R

$A[0] \rightarrow M$

$A[1] \rightarrow H$

$A[2] \rightarrow M$

$A[3] \rightarrow H$

⋮

$n \times$

b) Color

c) the no. of times, block 0 modified?

0, 8, 16, 24, 32, 40, 48, 56,
64, 72, 80, 88, 96

= 13 times

$A[0]$	$A[8]$
$A[1]$	$A[9]$
$A[2]$	$A[10]$
$A[3]$	$A[11]$
$A[4]$	
$A[5]$	
$A[6]$	
$A[7]$	

0/8



$n \times n$

② Ho

③ (1) R

D- Consider an array having 100 elements & each element occupies 4 words. A 32 bit word cache is used & divided into a block of 8 words.


What is the H.R. -

A) for ($i = 0$; $i < 10$; $i++$)

for ($j = 0$; $j < 10$; $j++$)

$$A[i][j] = A[i][j] + 10,$$

100 elements
1 elem



① Memory Structure



00	01	02
7	6	4
10	11	12
5	1	2
20	9	3

3×3

a) Row Major Order (default)

7	6	4	5	1	2	8	9	3
00	01	02	10	11	12	20	21	22

$n \times n \rightarrow 00 \ 01 \ 02 \ 03 \dots 10 \ 11 \ 12 \dots$



b) Column Major Order


7	5	8	6	1	9	4	2	3
00	10	20	01	11	21	02	12	22

$n \times n \rightarrow 00 \ 10 \ 20 \ 30 \ 40 \dots 01 \ 11 \ 21 \ 31 \dots$

② How many elements a block can hold \rightarrow 2 elements

③ (i) Row major Order

R	W
A(0)(0) \rightarrow	M
A(0)(1) \rightarrow	H
A(0)(2) \rightarrow	M
A(0)(3) \rightarrow	H




$$H.R. = \frac{3}{4}$$

$$= 75\%$$

(ii) Column Major Order

R W
 $A[0][0] \rightarrow M \quad H$
 $A[0][1] \rightarrow M \quad H$
 \vdots
 $H.R. = \frac{1}{2}$
 $= 50\%$




b) $\text{for } (i=0; i<10; i++)$

$\text{for } (j=0; j<10; j++)$

$$A[j][i] = A[j][i] + 10;$$


(i) Row Major Order

R W
 $A[0][0] \rightarrow M \quad H$
 $A[1][0] \rightarrow M \quad H$
 \vdots
 $H.R. = \frac{1}{2}$
 $= 50\%$



(iii) Column Major

R W
 $A[0][0] \rightarrow M \quad H$
 $A[1][0] \rightarrow M \quad H$
 $A[2][0] \rightarrow M \quad H$
 $A[3][0] \rightarrow M \quad H$
 \vdots
 $H.R. = \frac{3}{4} = 75\%$



Q2-

128

of si
each.

for
for

initia
of ce
Ma:
(i) n

A) c

sh
s.
P.
Row
00

Step

Step3

A
A1

A

Q. A CPU has 32 KB direct mapped cache with 128 byte block size. Suppose "A" is DATE 2 - D PAF of size 512×512 with elements, that occupying 8 bytes each. Consider the following two program segments -

P₁

```
for(i=0; i<512; i++)
    for(j=0; j<512; j++)
        x = x + A[i][j][j];
```

P₂

```
for(i=0; i<512; i++)
    for(j=0; j<512; j++)
        x = x + A[j][i][i];
```

P_1 , P_2 are executed independently, with same initial state, i , j & x are in registers. Let the no. of cache miss is experienced by P_1 is M_1 & P_2 is M_2 .

(i) $M_1 =$ —

A) 0 B) 1024


C) 16384 D) 262144

Ans


Step 1

P₁

Row Major




Column Major



Step 2

$$\frac{2^7}{2^3} \times \frac{2^{15}}{2^7} = 2^6 \\ 2^4 \Rightarrow 16 \text{ blocks}$$

Each block containing 16 element



Step 3

R

A(0)(0) \rightarrow M
A(0)(1) \rightarrow M

$$M.R. = \frac{15}{16}$$

A(0)(15) \rightarrow M

$$M.R. = \frac{1}{16}$$

$$\text{No. of total misses} = \frac{512 \times 512}{16} = 16384$$


$$\text{b) } \frac{M_1}{M_2} = ?$$

- A) 0 B) 16 C) $\frac{1}{16}$ D) 1

Ans

for P2

$$\begin{array}{l}
 R \\
 \begin{array}{ll}
 A(0)(0) & \rightarrow M \\
 A(4)(0) & \rightarrow M \\
 A(2)(0) & \rightarrow M \\
 \vdots & \\
 A(15)(0) & \rightarrow M
 \end{array}
 \end{array}$$



$$\text{H.R.} = 0$$

$$\text{M.R.} = \frac{16}{16}$$

$$\frac{M_1}{M_2} = \frac{1/16}{16/16} = \frac{1}{16}$$

$$\begin{aligned}
 M_2 &= \frac{512 \times 512}{16} \times 16 \\
 &= 262144
 \end{aligned}$$


Secondary or Auxiliary Storage Devices

① Magnetic Disks:

A magnetic disk is a thin circular metal plate, usually recorded on either side. The data on the disk organised as -

II
track

- Ec
- calls
- TU
- TV
- disk
- TU
- M
- TI
- I
- See
- desire



Data in disk

- A set on concentric circle called as track.
- Each track holds same no. of manageable units, called sectors.
- The universal size of a sector is 512 bytes.
- The disk space without format overhead is formatted disk space.
- The basic unit of transfer is a sector.
- The recording density
 $\rho = \text{No. of Bytes/cm.}$
- Max^m. recording density is at inner most track.
- The data transfer rate
 $D = \text{No. of bytes/sec.}$
- It depends on Rotations per Minute (RPM).

Seek Time (ts) :-

The time required for the R/W head to the desired track.

Rotational Latency (t_r)

or

Latency

or

Rotational delay

Shekar's Victory

DATE

PAGE

→ The time required to

move R/W head to the
beginning of desired sector.

- If position of the sector is not known, the avg. rotational latency is one-half of a rotation.

i.e. $t_r = \frac{1}{2}$ rotation time.

- The access time of the disk



$$t = t_s + t_r$$

- The average access time of a disk

$$t_{avg.} = t_s + t_r + t_{data\ transfer} + t_{overhead}$$


↓
delay for setup with
controller.

- Magnetic disks are semi random access memories. i.e. reaching to the desired sector beginning is random and accessing bytes from it is sequential.



Constant Angular Velocity
(Same amount of data on
each track).
(Variable density)

- Each rotation of the disk covers one track.
- Multiple disks can be organised as,



3 Characteristics -

1) Single / Double Sided -

↓
default

2) Fixed or Movable R/W head -

↑
One R/W
head / surface ↓
One R/W head
for all surfaces.

↓
On one rotation


n - tracks covered

↑
 $n \equiv$ no. of surfaces


↓
One rotation
1-track
covered.

3) Single or Multiple Platter -

Single Platter



Multiple Platter



one R/W head per platter

- A vertical set of all tracks from same position in a disk pack forms a cylinder.

Shekar VICTORY
DATE PAGE

D) In

64 by

lost

- No. of Cylinders = No. of track on a surface.

Q- Consider a disk pack with the following specification:

16 surfaces, 128 track / surface, 256 sectors/tracks, and 512 bytes / sector.

A) What is the capacity of disk pack?

E) Le
what

$$\begin{aligned}
 C &= 16 \times 128 \times 256 \times 512 \text{ bytes} \\
 &= 2^{4+7+8+9} \text{ bytes} \\
 &= 2^{28} \cdot B \\
 &= 256 \text{ MB}
 \end{aligned}$$

B) The no. of bits required to address the sector?

$$\begin{aligned}
 \text{Total no. of sectors} &= 16 \times 128 \times 256 \\
 &= 2^{4+7+8} \\
 &= 2^{19} \text{ sectors} \\
 &\approx 19 \text{ bits required.}
 \end{aligned}$$

C) If the above disk pack, the format overhead is 32 bytes / sector. What is the formated disk space?

$$\begin{aligned}
 &16 \times 128 \times 256 \times (512 - 32) \\
 &= 2^{4+7+8} \times 480 \text{ Bytes} \\
 &= 240 \text{ MB}
 \end{aligned}$$

Per

G

D) In the above disk pack, the format overhead is 64 bytes / sector. How much amount of memory is lost due to formatting?

$$16 \times 128 \times 256 \times 64$$

$$= 2^{4+7+8+6} = 2^{25} B$$

$$= 32 MB$$

E) Let the diameter of innermost track is 21 cm, what is the max. recording density.

$$c = \frac{256 \text{ No. of Byte}}{\text{cm}}$$

$$= \frac{256 \times 2^{20}}{21}$$

$$= \frac{256}{21} \times 2^{20}$$



$$\text{Perimeter} = \pi \times D$$

$$= \frac{22}{7} \times 21$$

$$= 66 \text{ cm.}$$

66 cm. \rightarrow 1 track capacity

1 cm \rightarrow ?

$$c = \frac{1}{66} \times 256 \times 512 \text{ Bytes/cm.}$$

$$= \frac{128}{66} \text{ KB/cm.}$$

$$= 1.9 \text{ KB/cm}$$

Gold

A) Let the diameter of innermost track is 21 cm., with 2 KB/cm. What is 1 track capacity?

Shekar's Victory
DATE _____ PAGE _____

$$\begin{array}{ll}
 2 \times 21 & 1 \text{ cm.} \rightarrow 2 \text{ KB} \\
 42 \text{ cm.} & 6.6 \text{ cm.} \rightarrow 2 \times 6 \\
 & = 132 \text{ KB}
 \end{array}$$

G) The disk is rotating at 3600 RPM, what is the data transfer rate?

$$D = \frac{\text{No. of bytes}}{\text{Sec.}}$$

$$3600 \text{ rotations} \rightarrow 60 \times 10^3 \text{ msec}$$

$$\begin{aligned}
 1 \text{ "} & \rightarrow \frac{60 \times 10^3}{3600} \text{ msec.} \\
 & = 16.66 \text{ msec.}
 \end{aligned}$$

16.66 ms \rightarrow 1 track $\left(\begin{matrix} \text{fixed R/W head} \\ (n \times 1 \text{ track}) \end{matrix} \right)$

$$16.66 \text{ ms} \rightarrow 16 \times 256 \times 512$$

$$1000 \text{ ms (1 sec)} \rightarrow ?$$

$$\begin{aligned}
 D &= \frac{1000}{16.66} \times 16 \times 256 \times 512 \text{ Byte/sec.} \\
 &= 125 \text{ MBPS}
 \end{aligned}$$

H) Using a R/W head, the disk is rotating at 6000 RPM. what is the data transfer rate?

$$6000 \text{ rotation.} = 60 \times 10^3 \text{ ms}$$

$$1 \text{ "} = \frac{60000}{6000} = 10 \text{ ms}$$

J) 10 C
512 I
AV.
40
Cor

10 ms \Rightarrow 1 track

$\therefore \rightarrow 10 \times 256 \times 512$

1000 ms (1 sec) $\rightarrow ?$

$$D = \frac{1000}{10} \times 256 \times 512 \text{ bytes/sec.}$$

$$= 128 \times 100 \text{ Kbps}$$

$$= 12 \text{ mbps}$$

- I) If the disk system has rotational speed of 3000 rpm, what is the average access time with a seek time of 11.5 msec.?

$$T_{avg} = T_s + T_r +$$



$t_s \rightarrow$ half rotation time

$$1 \text{ rotation} \rightarrow \frac{60 \times 10^3}{3000} \text{ msec.}$$

$$20 \text{ msec.}$$

$$T_r = \frac{1}{2} \times 20 = 10 \text{ msec.}$$

$$T_{avg} = 11.5 + 10$$

$$= 21.5 \text{ msec.}$$

- Q) RPM -
- J) What is the av. access time for transferring 512 bytes of data with following specification?
Av. seek time = 5 msec., disk rotation = 6000 rpm

40 KB/sec.

Controller overhead = 0.1 msec

Gold

Shekar's Victory

T_{avg} = t_s + t_r + t_{data seek} + t_{data transfer}

t_r

$$6000 \text{ rev} \rightarrow 60 \times 10^3 \text{ msec.}$$

$$1 \text{ rotation} \rightarrow 10 \text{ msec.}$$

$$t_r = \frac{1}{2} \times 10 = 5 \text{ msec.}$$

t_{data seek} -

$$40 \text{ KB} \rightarrow 20 \text{ sec.} \cdot 1 \times 10^3 \text{ msec.}$$

$$512 \text{ B} \rightarrow \frac{512 \times 10^3}{40 \times 2^{10}}$$

$$= \frac{2 \times 10^3}{80}$$

$$t_{\text{data seek}} = 12.5 \text{ msec.}$$

$$t_0 = 0.1$$

$$T_{\text{avg}} = 5 + 5 + 12.5 + 0.1$$

$$\approx 22.5 + 0.1 = 22.6 \text{ msec.}$$

a- A certain moving arm disk storage with one head has the following specifications.

No. of tracks / surface = 200

disk rotation speed = 2400 rpm

tracks storage capacity = 62500 bits

average latency = P msec.

data transfer rate = Q bits / sec.

What is the value of P & Q?

a- A
each
and
storage
min.
(i). vol

$$T_{avg} = \frac{1}{4}$$

disk rotation speed = 2400 rpm

2400 rotations \rightarrow ~~60 sec~~ 60×10^3 msec.

$$1 \text{ rotation} \rightarrow \frac{60 \times 10^3}{2400} = \frac{600}{240} = 150$$

$$\Rightarrow 25 \text{ msec.}$$

$$P = \frac{1}{2} \times 25 = 12.5 \text{ msec.}$$

25 msec \rightarrow 1 track
62,500 bits

1000 msec \rightarrow ?

$$G = \frac{1000}{25} \times 62,500$$
$$= 2.5 \times 10^6 \text{ bits/sec.}$$

A disk pack has 19 surfaces, storage area on each surface has an inner diameter of 22 cm. and outer diameter of 33 cm. The max^m. recorded storage density on any track is 2000 bits/cm and min^m. spacing b/w the tracks is 0.25 mm.
(i) what is the capacity of disk pack.

$$33 - 22 = 11 \approx 5.5 \text{ cm.}$$

$$1 \text{ cm} \rightarrow 2000 \text{ bits}$$

$$5.5 \text{ cm} \rightarrow 11000 \text{ bits (1 track capacity)}$$

$$C = n \times \text{no. of tracks} \times \text{track capacity}$$

Shekar's Victory
PAGE

* ~~Duty~~ Always inner surface diameter is to be taken.

$$\text{perimeter} = \pi \times D$$

$$= \frac{22}{7} \times 22 = 69.14 \text{ cm.}$$

$$1 \text{ cm} = 2000 \text{ bits}$$

$$69.14 \text{ cm.} = 2000 \times 69.14 \text{ bits}$$

$$1 \text{ track capacity} = \frac{2000 \times 69.14}{8} \text{ bytes}$$

$$= 17.28 \text{ KB}$$

$$\text{width} = \frac{33-22}{2} = 5.5 \text{ cm.}$$

$x \rightarrow$ width of track

$y \rightarrow$ width of gap

$w \rightarrow$ width of storage

so,

$$\text{no. of track} = \frac{w}{x+y}$$

$$n_t = \frac{w}{x} \quad (\text{as } y \text{ is not given})$$

$$n_t = \frac{w}{y} \quad (x \text{ is not given})$$

$$\text{no. of track} = \frac{5.5 \text{ cm}}{0.25 \text{ mm}}$$

$$= 220 \text{ tracks.}$$

$$C = \frac{19 \times 220 \times 17.28}{2^{10}} = 70.5 \text{ MB}$$

B) R/W

width
address
c
h
s.
t
1st
(i). The
A) 5
(ii). The
A)(0,15)

b) ~~Q~~ The disk is rotating at 3600 rpm. What is the data transfer rate.

DATE

PAGE

$$3600 \text{ rotations} \rightarrow 60 \times 10^3 \text{ msec.}$$

$$1 \text{ rotation} \rightarrow \frac{60 \times 10^3}{3600}$$

$$= 16.66 \text{ msec.}$$

$$16.66 \text{ msec.} \rightarrow 1 \text{ track} \\ (17.28 \text{ KB})$$

$$1000 \text{ msec.} = \frac{17.28 \times 1000}{16.66} \\ = 1 \text{ Mbps}$$

Q- A hard disk has 63 sectors/track, 10 platters, each with a recording surface, and 1000 cylinders. The address of a sector is given as

$\langle c, h, s \rangle$, where

c → cylinder no.

h → surface no.

s → sector no.

thus, the 0th sector is addressed as $\langle 0, 0, 0 \rangle$,

1st sector as $\langle 0, 0, 1 \rangle$ and so on.

1st sector as $\langle 0, 0, 1 \rangle$ and so on.

- (i) the address $\langle 400, 16, 29 \rangle$ corresponds to sector no?
- A) 505035 B) 505036 C) 505037 D) 505038


- (ii) The address of 1039 sector is?
- A) $\langle 0, 15, 31 \rangle$ B) $\langle 0, 16, 30 \rangle$ C) $\langle 0, 16, 31 \rangle$ D) $\langle 0, 17, 31 \rangle$

- (a) No. of surfaces = $10 \times 2 = 20$
 No. of tracks = 1000
 No. of sector / track = 63

N
parallel
tracks

< 400, 16, 29 >

C H S



$$1 \text{ cylinder} = 10 \times 2 \times 63$$

$$400 \text{ cylinder} = 400 \times 10 \times 2 \times 63 + 16 \times 63 + 29 \\ = 505037$$

(b) A) $0 + 15 \times 63 + 31$

B) $0 + 16 \times 63 + 30$

C) $0 + 16 \times 63 + 31 = 1039$

D) $0 + 17 \times 63 + 31$


1039

② Magnetic Tapes:-

- A magnetic tape is a sequentially processed storage.
- A tape is formed by depositing magnetic field on a very thin wide plastic tape.
- Iron Oxide is the magnetising field or material.
- The data on the tape is organised as

- Each
- all the
- The
- Tape
- The
- Rec

- In
- D
- The
- 1) S
- 2) C
- 3) T
- The



- Each track assumed to have a fixed R/W head and all the ~~heads~~ ~~are~~ R/W heads operate simultaneously.
- The ~~rec~~ R/W operations takes place by moving the tape with a uniform velocity w.r.t. R/W head.
- The utilization factor of the tape

$$u = \frac{B_L}{B_L + G_L}$$

- Recording density

$$P = \frac{\text{no. of bits or bytes / inch-track}}{\text{or}}$$

no. of bytes / inch.

- In tapes, ~~rec~~ P is constant.
- $D = \text{No. of bytes / sec.}$
- The data transfer rate depends on
 - Speed of the tape
 - Constant recording density
- The max^m data x-fer rate of tape

$$D = V * N * P$$

- The effective data transfer rate -

$$D_{eff.} = u * D$$

$$= \left(\frac{B_L}{B_L + G_L} \right) * D$$

- The capacity of the tape

$$C = L * N * \rho$$

= inches * n * no. of bytes/inch

= No. of bytes

- Q- Calculate the utilization factor of tape, if

$G_L = 0.5$ inch, storage density (ρ) = 3000 Bytes/inch

and Block storage capacity (B_c) = 6 KB

$$B_L = \frac{3000}{6 \times 1000} \text{ inch}$$

$$B_L = \frac{B_c}{\rho}$$

$$B_L = \frac{6 \times 1000}{3000} \text{ inch}$$

$$= 2 \text{ inch}$$

$$u = \frac{2}{2 + 0.5} = \frac{2}{2.5} = \frac{4}{5} = 0.8$$

- Q- Suppose that data on the tape is organised into blocks, each containing 32 Kbytes. A gap of 0.4 inch separates the blocks from each other. The density of recording is 6250 bits/inch. How many bytes may be stored on a tape reel of 2400 feet?

$$G_L = 0.4 \text{ inch}$$

$$\rho = 6250 \text{ bits/inch}$$

$$L = 2400 \text{ ft} = 2400 \times 12$$

Capacity of tape = ?

$$B_c = 32 \text{ K bits}$$

$$B_L = \frac{2400 \times 12}{6250} \text{ inch} \quad \frac{B_c}{\rho}$$

$$= \frac{32 \times 10^3}{6250}$$

$$= 5.12 \text{ inch}$$

$$\begin{aligned} \text{No. of blocks} &= \frac{L}{B_L + G_L} \\ &= \frac{2400 \times 12}{5.12 + 0.4} \\ &= \frac{2400 \times 12}{5.562} \end{aligned}$$

$$\approx 5217$$

$$C = \text{no. of blocks} \times B_c$$

$$= 5217 \times \frac{32}{8} \text{ KB}$$

$$= 20.8 \text{ MB}$$

into
inch
size
may

Q1- In magnetic tape memory, if a ^{Shokar Victor} 80 track tape of linear velocity 50 inches/sec. and recording density of 110 Kb/inch-track. Max^m. data transfer rate = ?

(iii) The gap of effective

$$D = N \times V \times P$$

$$= 80 \times 50 \times \frac{110}{8} \text{ KBps}$$

$$= 55 \text{ MBPS}$$

Q2- Consider a tape having 8 mtrs. length, moving with a velocity of 50 cm/sec. Let the linear recording density is 8 K bits / track -cm. with 8 parallel track.

II

(i) What is the capacity of tape?

$$C = L \times n \times P$$

$$= 8 \times 100 \times 8 \times \frac{8}{8} \text{ KB}$$

$$= 6400 \text{ KB} = 6.4 \text{ MB}$$

(ii) What is block storage capacity ~~with~~ with a block length of 2.6 cm.

$$B_L = 2.6 \text{ cm.}$$

$$B_C = ?$$

$$B_C = B_L \times n \times P$$

$$= 2.6 \times 8 \times \frac{8}{8} \text{ KB}$$

$$= 20.8 \text{ KB}$$

1. Prog
2. Inte
3. DM

1. Prog
2. :

main r
• Any
processo
readin
• Ine

(iii) Given let, the length of a block is 2.4 cm and a gap of 0.6 cm separates from each other. Shekar's Victory is effective data transfer rate?

$$D_{\text{eff.}} = u \times D \Rightarrow u \times v \times N \times c$$


$$= \frac{2.4}{2.4+0.6} \times 50 \times 8 \times \frac{8}{8} \text{ Kbps}$$

$$= 0.8 \times 50 \times 8 \text{ Kbps}$$

$$= 320 \text{ Kbps}$$

~~3 (2-3 marks)~~
I/O Interfacing:-

Data Transfer Modes:



1. Programmed I/O

2. Interrupt Driven I/O

3. DMA transfer

1. Programmed I/O -


- In this mode the I/O has no direct access to main memory.

- Any transfer involves execution of instructions by the processor for device selection, I/O initialization, for reading and writing, for knowing status etc.

- Inefficient mode of transfer.


- Use to transfer few(1-2) words.

2. Interrupt Driven I/O -



Higher


Case 1:



Case 2:

- A In
- B W-O-F
- C I
- D Us
- E A devic


(b) Par



Executing a set of routines for data transfer is inefficient. Hence, not recommended.

B) Hardware Approaches

- (a) Serial | Daisy Chain | HW Polling.




PI = Priority in

PO = Priority out

(b) In Daisy Chain scheme for connecting I/O devices
W.O.F. statement is correct?

- A) It gives non-uniform priority to various devices.
- B) It gives uniform priority to all devices.
- C) Use to connect slow device^{only} to the processor.
- D) A separate interrupt pin on processor for each device.

(b) Parallel Priority Driven I/O:




Gold


3. Direct Memory Access Transfer (DMA) —

Shekar's Victory
DATE PAGE

• Some



- During large volumes of data transfer b/w disks and main memory, the processor is completely relieved, using DMA transfer with DMA controller.



DMA Transfer Modes:


B - C

1) what
driven I
every 1

- 1) Interleaved Mode
 - An alternate half cycle i.e. $\frac{1}{2}$ cycle DMA + $\frac{1}{2}$ cycle processor
- 2) Cycle Stealing Mode
 - DMA returns the bus after a word transfer.
- 3) Block Mode
 - DMA returns the bus after a block transfer.
- 4) Burst Mode
 - DMA returns the bus after complete data transfer.

- Some % of performance is reduced due to DMA.

Shekar's Victory
MATEM PAGE



$$\% \text{ CPU Busy} = \frac{x}{x+y} * 100$$

$$\% \text{ CPU Idle} = \frac{y}{x+y} * 100$$

(% of memory cycles stolen)

Q- Consider a processor of 4 MIPS (Million Instruction/sec.).

1) What is the peak data transfer rate?, using Program driven I/O, which requires 8 instructions overhead for every word?

$$P_{peak} = \text{No. of words / sec.}$$

$$4 \times 10^6 \text{ instructions} \rightarrow 1 \text{ sec.}$$

$$1 \text{ sec.} \rightarrow 0.25 \mu\text{sec.} \quad (1 \text{ instruction overhead})$$

$$1 \text{ word length} \rightarrow 8 \text{ instruction overhead}$$

$$\rightarrow 8 * 0.25 \mu\text{sec} = 2 \mu\text{sec.}$$

Gold

$2 \mu s \Rightarrow 1 \text{ word}$

$$1 \times 10^6 \mu s \rightarrow \frac{10^6}{2} \times 1$$

$$D_{\text{peak}} = 500 \text{ K words/sec.}$$

- 2) what is the peak data transfer rate, using interrupt driven data transfer, which needs 4 instructions overhead?

$$D_{\text{peak}} + \text{instruction overhead} = 0.25 \mu \text{sec.}$$

$$1 \text{ word length} \rightarrow 4 \text{ ins. overhead}$$

$$\rightarrow 4 \times 0.25 = 1 \mu \text{sec.}$$

$$1 \mu s \rightarrow 1 \text{ word}$$

$$1 \times 10^6 \mu s \rightarrow \cancel{\frac{1}{2}} \quad 1 \times 10^6 \text{ word/sec.}$$

$$D_{\text{peak}} = 1 \times 10^6 \text{ word/sec.}$$

$$= 1000 \text{ K words/sec.}$$

- 3) How many times the performance of interrupt driven is better than programmed I/O ?

Performance $\propto D$

$$\frac{P_I}{P_p} = \frac{D_I}{D_p}$$

$$P_I = \frac{1000}{500} \times P_p$$

$$P_I = 2 P_p$$

Q1- Consider a device of 10 Kbps is ~~is selected~~ ~~in~~ ~~cycle~~ DATE _____
PAGE _____ ~~in~~ ~~cycle~~
stealing mode of DMA. whenever a 4 byte word is available, it is transferred into memory in 50 ms. What is the % of processor performance reduced by DMA?

A:-

$$y = 50 \text{ ms}$$

usec.

$$\text{1ms} : 10 \text{ K byte} \rightarrow 1 \text{ sec.}$$

$$4 \text{ byte} \rightarrow \frac{1}{10 \times 1000} \times 4 \times 10^6 \mu\text{sec.}$$

$$\text{Data transfer time}(x) = 400 \mu\text{sec.}$$

$$x = 400 \mu\text{sec.}$$

$$\% \text{ CPU idle} = \frac{y}{x+y} \times 100$$

↑
performance reduced

$$= \frac{50}{400+50} \times 100$$

$$= \frac{50}{450} \times 100 = \frac{100}{9}$$

$$= 11.11 \%$$

Given

Gold

Q- Consider a disk drive of following specifications—

16 surfaces

512 track / surface

512 sectors / track

1 KB / sector &

3000 RPM with a single r/w head. Whenever a 4 byte word is available, it is transferred b/w memory and I/O with a memory cycle time of 40 nsec. What is the % of processor is blocked due to DMA?

$$y = 40 \text{ ns}$$

$$3000 \text{ rotations} \rightarrow 60 \times 10^3 \text{ msec.}$$

$$1 \text{ rotation} \rightarrow \frac{60 \times 10^3}{3000} \text{ ms}$$

$$\rightarrow 20 \text{ ms}$$

(1-track)

$$\begin{array}{c} 1\text{-track} \\ \downarrow \\ (512 \times 1 \text{ KB}) \end{array} \rightarrow 20 \text{ ms}$$

$$4 \text{ bytes} \rightarrow ?$$

$$\begin{aligned} x &= \frac{20 \times 4}{512 \times 10^3} \text{ ms} \\ &= \frac{10 \times 2^3}{2^9 \times 10^3} \text{ ms} \\ &= \frac{10 \times 10^{-6}}{2^6 \times 10^3} \text{ s} = 156.25 \text{ ns} \end{aligned}$$

$$\% \text{ idle} = \frac{y}{x+y} \times 100$$

$$= \frac{40}{40 + 156.25} \times 100 =$$

Q. The storage area of a disk has the inner most diameter of 10 cm. and outer most of 20 cm. Max^m. recording density is 1400 bits/cm., the disk rotates at 4200 rpm. The M.M. of system is having 64 bit word and 1 μ sec cycle time. If cycle stealing is used for data transfer, what is the % of memory cycles stolen for transferring 1 word.

- A) 0.5% B) 1% C) 5% D) 10%

Ans $D_1 = 10 \text{ cm}$, $D_2 = 20 \text{ cm}$, $y = 1 \mu\text{sec}$.

$$\rho = 1400 \cdot \text{bits/cm}^2$$

$$4200 \text{ rotation} \rightarrow 60 \times 10^3 \mu\text{sec.}$$

$$1 \text{ rotation} \rightarrow ?$$

$$1 \text{ rotation} = \frac{60 \times 10^3}{4200} = 14.28 \text{ ms.}$$

$$T_0 = \frac{y}{x+y} \times 100$$

$$\begin{aligned} \text{Parameter} &= \pi D \\ 1 \text{-track space} &= \frac{\pi D}{7} \times 10 \text{ cm.} = 31.4 \text{ cm.} \end{aligned}$$

$$1 \text{ cm.} \rightarrow 1400 \text{ bits}$$

$$31.4 \text{ cm.} \rightarrow ?$$

$$1 \text{ track capacity} = 31.4 \times 1400 = 44 \text{ K bits.}$$

$$\left(\frac{1 \text{ track}}{44 \text{ K bits}} \right) \rightarrow 14.28 \text{ ms}$$

$$64 \text{ bits} \rightarrow ?$$

$$x = \frac{64}{44 \times 10^3} \times 14.28 \times 10^3 \mu\text{sec} = 20.7 \mu\text{sec}$$

$$T_0 = \frac{y}{y+x} \times 100 = \frac{1}{1+20.7} \times 100 \approx \frac{4.5}{25} \times 100 = 18\%$$

Q1. A hard disk with transfer rate of 10 Mbps is constantly transferring the data to memory ^{using DMA}. The processor runs at 600 MHz and it takes 300 & 900 cycles to initiate and complete DMA transfer. If the size of transfer is 20 KB, what is the % of processor time consumed for transfer operation?

$$\cancel{10 \times 10^6 \text{ bits}} \rightarrow 1 \times 10^{-6} \text{ sec.}$$

$$20 \times 10^6 \text{ " } \rightarrow ?$$

$$x = \frac{1 \times 10^{-6} \times 20 \times 10^6}{10 \times 10^6}$$

$$x = 2000 \mu\text{sec.}$$

$$(\text{Time Period})_{\text{clock}} = \frac{1}{6000 \times 10^6}$$

$$= \frac{1}{600} \mu\text{sec.}$$

$$y = (300 + 900) \times \frac{1}{600} \mu\text{sec}$$

$$= 2 \mu\text{sec.}$$

$$\% = \frac{y}{y+x} \times 100 = \frac{2}{2000+2} \times 100$$


$$= 0.19 \%$$

- An I
- 1) Periph
- 2) The c
- 3) The d
- memory.
- 4) The s
- An I
- 1) Bufferin
- 2) Convert
- 3) Perform
- 4) Improv
- 5) Capable
- An I/O
- multiple channel.




is consider-
s. The
5 & 900
If the
processor

I/O System :-



- An I/O interface is required because -
 - 1) Peripherals are mechanical in nature.
 - 2) The data transfer rate differs from CPU and memory.
 - 3) The data format and codes differs from CPU and memory.
 - 4) The operating mode of each device varies from other.
- An I/O interface performs -
 - 1) Buffering info.
 - 2) Converts serial data to parallel and vice-versa.
 - 3) Performs error-control.
 - 4) Improves data transfer rate.
 - 5) Capable of executing I/O instructions, called I/O processor.
- An I/O interface capable to manage several devices, multiple interfaces are connected to a module using channel.

B - An attached of 16 k line effective



I/O System

- A channel can be -

1) Selector Channel:


$$\text{Data transfer } (D_s) = \max_{i=1}^n \{ D_i \}$$

e.g., here $D_s = 3 \text{ Kbps}$

2) Multiplexer Channel:

$$D_m = \sum_{i=1}^n \{ D_i \}$$

$$\text{e.g.: } D_m = 1 + 2 + 3 + 2 + 3 = 11 \text{ Kbps}$$



$$\boxed{\text{Deffective} = \max_{i=1}^3 \{ D_i \} + \sum_{i=4}^5 \{ D_i \}}$$


I/O Tr

- * In general
- * In any ch
- * Synchron

bps

2Kbps


Q. An I/O System is consisting of a selector channel attached with a tape drive of 10 KBps ^{Shekar's Victory} and a disk drive of 16 KBps and a multiplexer channel attached with 10 line pointers, each of 1 Kbps rate. What is the effective data transfer rate?



$$\begin{aligned}
 D_{\text{eff.}} &= \max_{i=1}^2 \{D_i\} + \sum_{i=3}^{10} \{D_i\} \\
 &= 16 \text{ KBps} + \frac{10 \times 1}{8} \text{ KBps} \\
 &= 17.25 \text{ KBps}
 \end{aligned}$$


I/O Transfer:-

I/O Transfer



* In Computer N/Ws transfer is serial, synchronous generally.


* In Single Comp. system transfer is generally asynchronous.

* Synchronous → Serial → 

Synchronization
↓
Characters

Must be excluded from data transfer

* Asynchronous \rightarrow Serial \rightarrow



Q. In parity 1 to susda

- Data transfer rate


$$D = \frac{\text{No. of characters transferred per sec}}{\text{Sec.}} \\ = \text{Chars/sec.}$$

- Band Rate / Bit Rate

$$\eta = \frac{\text{No. of Bits transferred}}{\text{Sec.}}$$

- The Band Rate is the rate at which serial information is transferred.

* Asynchronous \rightarrow Parallel \rightarrow



Q. A se
1 stop
synchron
followed
is 100
rates of
A) 100
B) 80
~~C) 100~~
D) 80

Soln -

Q. Assume each character code consists of 8 bits. The no. of characters, that can be transmitted per sec. through asynchronous serial lines with a baud rate of 2400 and two stop bits, is ____?

$$\text{Band Rate} \eta = 2400 \text{ bits/sec.}$$

$$D = \frac{2400}{8+2} = 240 \text{ chars/sec.}$$

for

Q17 In serial communication, employing 8 data bits, a parity bit and 2 stop bits. The minimum ~~bits/second~~ required to sustain a transfer rate of 300 char./sec. is _____?

$$D = 300$$

$$\eta = 300 \times (8 + 1 + 2)$$

$$= 300 \times 11 = 3300 \text{ bits/sec.}$$

Q2 - A serial transmission T_1 uses 8 info bits, 2 start bits & 1 parity bit, for each character. A synchronous transmission, T_2 uses 3 8-bit sync. chars, followed by 30 8-bit info. char. If the bit rate is 1200 bits/sec. in both cases, what are the transfer rates of T_1 & T_2 ?

A) 100 ch/sec, 153 char/sec.

B) 80 " , 136 "

C) 100 " , 135 "

D) 80 " , 153 "

Soln - $\eta = 1200 \text{ bits/sec.}$

$$D_{T_1} = \frac{1200}{8 + 2 + 1 + 1} = 100 \text{ chars/sec.}$$

for 240 info bits \rightarrow 24 bits sync. bits required

$$1200 \rightarrow ?$$

$$= \frac{1200 \times 24}{240} = 120 \text{ sync. bits}$$


$$T_2 = \frac{1200 - 120}{8} = 135 \text{ char/sec.}$$

MACHINE INSTRUCTIONS:

Basic Operational Concept -

Shakar's Victory
DATE _____ PAGE _____

Q. II




MAR (Memory Address Register):

It holds address of instructions or data to be read or written with memory.

- Regi
executio
implemen

Interrupt

Program
Status



IR:

It holds current instruction code.

PC:

It holds address of instruction to be executed.

Instruction Cycle -

1. Instruction Fetch (IF)

- a) MAR \leftarrow PC
- b) PC \leftarrow PC + 1
- c) Read (MR)

(e.g. MAR \leftarrow 2000)

(e.g. next instruction \rightarrow 2004)

3. Op

4. FE

5. -

6. IR

d) $IR \leftarrow MDR$ (Part of MDR)
Shekar's Victory
DATE PAGE

2. Instruction Decode (ID)


IR to Control Unit

3. Operand Fetch (OF)

4. Execution & Store (Ex)
→ write-back (final value will be written back)

5. Instruction Cycle

If \rightarrow Indirect add. mode is used.



6. Interrupt Cycle / Phase

to be


- Register transfers are micro operations, each instruction execution involves a sequence of micro operations to be implemented by the processor.

or
Interrupt Processing -

1. I/O
2. Program
3. OS

\downarrow
Interrupt (ISR₁)

ISR₂



No. of PSW_s = No. of Interrupts Processed
Shrikant S. Patil

DATE

PAGE

Q. A
In order

In general the CPU is operated in two modes—

1. System | Supervisory | Privileged Mode:

Executes operating system programs to obtain system services.

2. User / Non-Privileged Mode:

Executes user application.

The interrupt can be —

1. External / HW Interrupt:

→ Raised due to timing & I/O devices.

2. Internal Interrupts:

Raised due to erroneous use of instructions

and data.

- e.g. * Invalid Opcode
* Register Overflow
* Division by zero.

PC

3. Software Interrupts:

Arise due to switching from user mode to system or vice-versa.

Insts

Q. A processor needs software interrupt to _____.

- A) Test the interrupt system.
B) To implement co-routines.
 C) To obtain system services.
D) To return from subroutine.

Q. A CPU has two modes, Privileged and Non-privileged
 In order to change from one to another ~~one's victory required~~
 DATE PAGE
 Software interrupt

Q. A CPU generally handles an interrupt by executing
 an interrupt service routine —.


A) As soon as an interrupt is raised.

B) By checking the interrupt register, after the end
 of fetch cycle.

C) By checking the int. register, after finishing the
 execution of current instruction.

D) By checking the int. register, at fixed time interval.

Prog




Instruction Formats -

Operands	
Opcode	Address Part


Opcode	Mode	Address Part of Operand

Indirect
 Addressing Mode

Instruction can be




Shekar's Victory
DATE _____ PAGE _____
4 - addr. inst'n




3 - addr.
inst'n
CISC inst'n

- Requires more than one word referred from memory.




2 - addr. inst'n



1 - addr. inst'n


↓
1 operand must be
implicitly accumulator.
+ simple & easily decoded.



0 - addr. inst'n

↑
Both the operands must
be from top of the stack.

E.g. ADD



RISC - inst'n.

↓
Provides faster execution.

Problems

Q. Consider having the after the

MOI

LOF

AD

ST

A) M[10]

D)

Method

1. R₁, R₂

2. X, Y,

3. MOV
IR

4. R_i

5. (R_i)

6. 100 (R
+
Displace
or
offset)

Problems Related to Inst'n Set:

Q. Consider the memory locations 1000, 1001 & 1020 are having the values 18, 1 & 16. Identify the correct statement, after the following program is executed.

	1000	1001	1020	
	↓ 18	↓ 1	↓ 16	<u>Setⁿ:</u>
MOV I	Rs, 1			$Rs = 1$
LOAD	Rd, 1000 (Rs)			$Rd = M[1+1000]$ $= M[1001]$
ADD I	Rd, 1000			$Rd = 1 + 1000$ $= 1001$
STOR I	$0(Rd), 20$			$M[0+1001] = 20$ $M[1001] = 20$
A) $M[1000] = 20$	B) $M[020] = 20$	C) $M[1021] = 20$		
	$M[1001] = 20$			

Method of Solving Such Probs -

1. $R_1, R_2, R_3, \dots, R_n \rightarrow$ Register References
2. $X, Y, A, \dots, 3000, 400 \rightarrow$ Memory References
3. $MOV I \quad \begin{matrix} \downarrow \\ Rs, \end{matrix} \quad \begin{matrix} \downarrow \\ \text{value} \end{matrix}$
Immediate
4. $R_i \rightarrow \begin{matrix} \downarrow \\ Ri \end{matrix} \quad \begin{matrix} \downarrow \\ \text{Operand} \end{matrix} \quad (\text{Register Mode})$
 $\downarrow \text{Value}$
5. $(R_i) \rightarrow \begin{matrix} \downarrow \\ Ri \end{matrix} \quad \begin{matrix} \downarrow \\ \text{Memory Address } M[R_i] \end{matrix} \quad (\text{Register Indirect})$
6. $100 (R_i) \rightarrow \begin{matrix} \downarrow \\ M[(R_i) + 100] \end{matrix} \quad (\text{Scaled Register Indirect})$
 $\downarrow \text{Displacement}$
 $\downarrow \text{offset}$

Q. Let the size of four insts are given Shakar's & Vidyutji's & 4 words. For all the instruction fetch will take 2 clocks/words and the execution of memory related instructions consumes 4 clocks & all others takes 1 clock. For the following program segment —

3 Assu
in decimal
return c
occurs c

<u>Inst'n</u>	<u>Operation</u>	
MOV I R _s , 1	R _s \leftarrow 1	
LOAD R _d , 1000(R _s)	R _d \leftarrow M[(R _s) + 1000]	I ₁
ADD I R _d , 1000	R _d \leftarrow R _d + 1000	I ₂
STOR I 0(R _d), 20	M[(R _d) + 0] \leftarrow 20	

1) The no. of clock cycles required to complete the above program.

$$\begin{aligned} F &\rightarrow 2 \\ EX &\rightarrow M - 4 \\ \text{Others} &\rightarrow 1 \end{aligned}$$

Inst'n
I₁
I₂
I₃
I₄

<u>Inst'n</u>	<u>Operation</u>	<u>Size</u>	<u>IF + EX</u>
I ₁		2	$2 \times 2 + 1 = 5$
I ₂	Memory based	4	$4 \times 2 + 4 = 12$
I ₃		2	$2 \times 2 + 1 = 5$
I ₄	Memory based	4	$4 \times 2 + 4 = 12$ 34 clocks

4) Let \downarrow is the re interrupt
Int'l n

I₅

2) Let the size of a word is 64 bits. The no. of bytes required to store above program:

$$\text{Total no. of words} = 2 + 4 + 2 + 4 = 12$$

* Dur
* No inte

$$\begin{aligned} \text{Total no. of bytes} &= \frac{12 \times 64}{8} \\ &= 96 \text{ bytes} \end{aligned}$$

4 & 4
bytes/words
consumes
following

3) Assume the program is loaded from location 1000 in decimal, in a byte organised memory. When an interrupt occurs during ADD I instruction.

	Byte Organised Addressable	Word Organised Addressable
	→	Word e.g. (64 bits)
I ₁		
Instrn	<u>Size</u>	<u>Bytes required</u>
I ₁	2	$\frac{2 \times 64}{8} = 16$
I ₂	4	$\frac{4 \times 64}{8} = 32$
I ₃	2	$\frac{2 \times 64}{8} = 16$
I ₄	4	$\frac{4 \times 64}{8} = 32$
		Words Organise 1000 - 1005
		1002 - 1007
		1006 - 1009
		1008 - 1011
		Return Address

4) Let the last instrn in program is HALT (1 word). What is the return address saved onto stack, if there is an interrupt during HALT instruction.

	Byte Organised	Word Organised
Instrn	<u>Size</u>	<u>Bytes Req.</u>
I ₅	1	$\frac{1 \times 64}{8} = 8$
		1096 - 1103
		1012 1000
		Return add.

- * During HALT the return address is the same instruction.
- * No interrupt will arise during HALT instruction.

Q1 Consider the following program segment for a CPU having 3 registers.

<u>Inst'n</u>	<u>Operation</u>	<u>Inst'n Size</u> (words)
MOV R ₁ , 5000	R ₁ ← M[5000]	2
MOV R ₂ , (R ₁)	R ₂ ← M[R ₁]	1
ADD R ₂ , R ₃	R ₂ ← R ₂ + R ₃	1
MOV 6000, R ₂	M[6000] ← R ₂	2
+HALT	Stop	1

- 1) Consider the memory is byte addressable with a size of 32 bits and the program has been loaded starting from location 1000. If an interrupt occurs, while the CPU has been halted, after executing HALT instruction. The return address saved in the stack will be — .

<u>Inst'n</u>	<u>Size</u>	<u>Bytes Reg.</u>	<u>Byte Addressable</u>
I ₁	2	$\frac{2 \times 32}{8} = 8$	1000 - 1007
I ₂	1	$\frac{1 \times 32}{8} = 4$	1008 - 1011
I ₃	1	$\frac{1 \times 32}{8} = 4$	1012 - 1015
I ₄	2	$\frac{2 \times 32}{8} = 8$	1016 - 1023
I ₅	1	$\frac{1 \times 32}{8} = 4$	1024 - 1027
			+ Return Address

Q2 Consi

1) Assn
of mem
executing

A) 10

- 2) Let the clock cycles required for various operations are —

(i) Register to/from Memory transfer — 3 Clocks

(ii) Add ADD in both operands in Registers → 1 Clock

(iii) Inst'n fetch & Decode — 2 for clocks/word

The no. of clock cycles required to complete the program —

CPU

<u>Inst'n</u>	<u>Opereation</u>	<u>Size</u>	<u>F& O + Ex</u>
I ₁	Memory	2	EXAMINATION DATE <u>2x2 + PAGE 3 = 7</u>
I ₂	Memory	1	$1 \times 2 + 3 = 5$
I ₃		1	$1 \times 2 + 1 = 3$
I ₄	Memory	2	$2 \times 2 + 3 = 7$
I ₅		1	$1 \times 2 + - = 2$
			<u>24</u>

a) Consider the following program segment —

<u>Inst'n</u>	<u>Opereation</u>	<u>Inst'n Size</u> (words)
MOV R ₁ , 3000	R ₁ $\leftarrow M[3000]$	2
LOOP:		
MOV R ₂ , (R ₃)	R ₂ $\leftarrow M[R_3]$	1
ADD R ₂ , R ₁	R ₂ $\leftarrow R_1 + R_2$	1
MOV (R ₃), R ₂	M[R ₃] $\leftarrow R_2$	1
INC R ₃	R ₃ $\leftarrow R_3 + 1$	1
DEC R ₁	R ₁ $\leftarrow R_1 - 1$	1
BZ 2 LOOP;	Branch if not zero	2

HALT

Assume that the const content of memory location 3000 is 101 and it is loaded from memory location 1000.

1) Assume the memory is word addressable, the no. of memory references for accessing the data in executing the program completely is —?

A) 10

B) 11

C) 20

D) 21

Gold

<u>Inst'n</u>	<u>Operation</u>	<u>Size</u>	<u>Bytes Required</u>	<u>Word Addressable</u>	<u>Address</u>
I ₁	Memory	2	Shekar's Victory	DATE PAGE 1000 - 01	
I ₂			1002		
I ₃	Memroy	1	1003		
I ₄		1			• Th
I ₅	Memory	1	1004		execution
I ₆		1	1005		• Addr
I ₇		1	1006		① Pair
I ₈		2	1007 - 08		Program
I ₉					② Less
					③ Prov

Given $M[3000] = 10$
 $R_1 = 10$

* All Branch operations will work on last ALU operation result.

$$I_3 \rightarrow 10 \times 1$$

$$I_5 \rightarrow 10 \times 1$$

$$I_1 \rightarrow \frac{1}{2,1}$$

* Everytime value of R_1 will decrement by 1, 10 times.

2) Let the size of a word is 32 bit, if the interrupt occurs during execution of $INC R_3$. What written address push on to the stack?

- A) 1005 B) 1020 C) 1024 D) 1040

Actual Return add. $\rightarrow 1006$


Addressing Modes (AM):

Operand	Address
---------	---------

- Address
- Value
- Register (directly) Indirectly

- The way the operand is chosen during program execution depends on addressing mode.
- Addressing modes (AM) provides —
 - 1) Pointer to Memory, Indexing a Table, Controlling a loop Program reallocation etc.
 - 2) Less no. of bits in address part of operand.
 - 3) Provides faster execution.

Inst'n format: 16-bits →



The addressing modes can be —

1) Implied Mode:

The operand location is known from the definition of instruction itself.

Eg: 1. Complement Accumulator (CMA)

2. All zero Address Instructions (ADD, SUB, etc.)

2) Immediate mode:

The operand value is from the instruction itself.

Eg: MOVI R1, 10

MOVADI R2, 20

- Relatively faster than all other modes.
- Used to initialize registers to a constant value.
- The range of values initialised is limited by address part.
E.g.: Max^m \$11 values initialised.

- Implies
- Allows
- The


3) Register Mode:

The operands reside in CPU registers.

E.g.

ADD R₁, R₂

$$\hookrightarrow R_1 \leftarrow R_1 + R_2$$



6) Absolute

effective

- Faster than memory addressing.
- Less no. of bits in address field.
16 = 2^{14} → 4 bits required

- User
- Used



4) Register Indirect Mode:

Address part specifies a register which contains effective address of an operand.

E.g.
Ref
address

ADD R₁, (R₂)

$$R_1 \leftarrow R_1 + M[R_2]$$



7) Indir
address

5) Auto Increment / Decrement Mode:

- It is similar to register indirect, except that the contents of register is incremented or decremented after the value at location is accessed.



- Adds to address
- Allows two me

ADD R₁, (R₂)

$$R_1 \leftarrow R_1 + M[R_2]$$

0 to n

$$x = x + A[i];$$



- Implements loop control mechanism.

• Allows to process complete table or array


DATE

PAGE

- The size of INC or DEC depends on size of elements.

6) Absolute or Direct Addressing:

- The address part specifies the effective address of an operand.




- Used to declare global variables in a program.
- Used for branch instruction.

Eg. BNZ 302

- Refers very small address space, limited by address part.


7) Indirect Addressing Mode:

MOV R1, 300



- Address part specifies a location, contains effective address of an operand.
- Allows to refer large address space, but requires two memory cycles.

that
emented



Gold

a) Displacement Addressing Mode:

Shekar's Victory
DATE PAGE

$$EA = \text{Address Part} + \text{Register Value}$$


Effective Address of Operand +

- (i) if Address + (then) Offset / Displacement
- (ii) if Offset + (then) Address

a) Relative Addr. Mode:

$$EA = \text{offset} + \text{PC} \\ (\text{address})$$


Only offset part is needed to provide, PC will automatically have the address so less no. of bits will require.



- ① Direct addr. X
- ② Indirect addr. ✓
+ memory cycle requir

b) Relative addr.

$$EA = 400 + \overset{(\text{PC})}{302} = 702$$



- ① + memory reference
- ② 2 ALU operat

- fewer bits in address part.
- Relatively faster than direct memory addressing.
- Provides program relocation.

b) Indexed Addressing Mode:

$$EA = \text{Base address} + \text{Offset} \\ \text{of Array} \quad (\text{Index Register})$$

c) Base Register Addressing:

$$EA = \text{Offset} + \text{Base address of Segment} \\ (\text{Base Register})$$

- Allows to implement position independent code.
- Used to implement records or structures

Shekar's Victory
DATE PAGE

Q1. Match the following -

- | | |
|-------------------|---------------------|
| a) Indirect | (i) Loops (c) |
| b) Immediate | (ii) pointers (a) |
| c) Auto Decrement | (iii) Constants (b) |

Q2. (i) Indirect

a) Array (ii)

(ii) Indexed

b) Relocatable code (iii)

(iii) Base Register

c) Passing array as parameter (i)

Q3.

(i) Base addressing

a) Reentrancy (iii)

(ii) Indexed Addr.

b) Accumulator (iv)

(iii) Stack

c) Array (ii)

(iv) Implied

d) Position Independent (i)


CONTROL UNIT DESIGN:-

Shekar's Victory

DATE 27/11 PAGE

In processor some general purpose & special purpose registers are available. All registers are connected to a common path called data path (BUS). Every Register has a switch R_{in} & R_{out} .


- If R_{in} is set to '1', the contents of the bus loaded into R_i .
- If R_{out} is set to '1', the contents from R_i will be placed on bus.
- The purpose of Control unit is to provide appropriate timing and control signals.



during instruction

• It is

$Y_{in} =$



↳ Cont
↳ Relc
micropro
↳ Allo
↳ Relc
microope
or re-w
↳ Rel

Hardwired Control Unit Design:

- The control unit uses fixed logic circuits to interpret instructions and generate control signals from there.
- Every control signal is expressed as SOP (Sum of products) expression and realised using digital logic.


Ex: $Y_{in} = T_1 \cdot ADD + T_3 \cdot BR + T_5 \rightarrow$ will enable for all instruction.

Here Y_{in} is enable during T_1 for ADD instruction,

G

during T_3 for branch instruction, during T_5 for all instructions and so on.

- It is realised using digitized hardware as



↳ Control functions are implemented in h/w.

↳ Relatively control signals are generated fast than microprogram.

↳ Allows to enable simultaneously control signals.

↳ Relatively less flexible because any changes in microoperations or control signals requires re-design or re-wiring.

↳ Relatively less flexible for large no. of control signals & instructions.

↳ Implemented in RISC operation.

Qn Consider the following hypothetical sequencer which uses 3 data registers A, B & C and supports 3 inst's I₁, I₂ & I₃.

Obtain the logic function that will generate the hardwired control for the signal A_{in} & B_{out} with the following data.

	I ₁	I ₂	I ₃
T ₁	A _{in} , B _{out}	A _{in} , C _{in} , B _{out}	B _{in} , B _{out}
T ₂	B _{in} , C _{in} , A _{out}	A _{in} , A _{out}	A _{in} , B _{in} , C _{out}
T ₃	B _{in} , B _{out}	B _{in} , B _{out}	B _{in} , B _{out}
T ₄	C _{in} , A _{out}	B _{in} , A _{out}	A _{in} , A _{out}
T ₅	End	End	End

Br-A

S₁-

b impl

Obtain

S₅

S₄

S₃

S₂

~~Ans~~ Step 1: Search where the control signals A_{in} & B_{out} are present.

Step 2: Options are in I-T format or T-I format.

Step 3: For any particular time interval Is the control signal presents for all the instruction?


A_{in} = T₁ I₁ + (T₁+T₂) I₂ + (T₂+T₄) I₃

$$B_{out} = T_1 + T_3$$

↓
B_{out} is present for all instrn's during T₁ & T₃.

Microop

Program



Address
Sequence

which uses
PAGE
I₁, I₂ & I₃

Q. A hardwired CPU uses 10 control signals
S₁, - - S₁₀, in various time steps ^{Shekar's V.G.C.} to T₅

to implement 4 instr's I₁ to I₄ as follows
with the

	T ₁	T ₂	T ₃	T ₄	T ₅
I ₁	S ₁ , S ₃ , <u>S₅</u>	S ₂ , S ₄ , S ₆	S ₁ , S ₇	(S ₁₀)	S ₃ , S ₈
I ₂	S ₁ , S ₃ , <u>S₅</u>	S ₈ , S ₉ , (S ₁₀)	S ₅ , S ₆ , S ₇	S ₆	(S ₁₀)
I ₃	S ₁ , S ₃ , <u>S₅</u>	S ₇ , S ₈ , (S ₁₀)	S ₂ , S ₆ , S ₉	(S ₁₀)	S ₁ , S ₃
I ₄	S ₁ , S ₃ , <u>S₅</u>	S ₂ , S ₆ , S ₇	S ₅ , (S ₁₀)	S ₆ , S ₉	(S ₁₀)


Obtain the logic function to generate S₅ and S₁₀.

$$S_5 = I_1 + I_2 \cdot T_3 + I_4 \cdot T$$



$$S_5 = T_1 + (I_2 + I_4) \cdot T_3$$

$$S_{10} = (I_2 + I_3) \cdot T_2 + I_4 \cdot T_3 + (I_1 + I_3) \cdot T_4 + \frac{I_2 \cdot T_5}{(I_2 + I_4) \cdot T_5}$$

Microprogrammed Control Unit Design:-



Read Only Memory (ROM)
Control Memory



↑ CDR
↓ Control Address Register

↳ Control functions are implemented in S/W.

↳ Relatively control signals are generated.

↳ Each micro program consists of a set of micro instructions.

→ Each micro instruction is completed in one clock cycle.

↳ Relatively flexible because any changes in micro operation sequence needs to change only in Control Memory (CM) - ROM.

↳ Effective for large no. of control signals & instructions.

↳ Implemented in CISC processors.

↳ The address sequencer will update next CAR by -


1) Incrementing CAR

2) Conditional or Unconditional Branching.

3) By Micro program routine call.

4) Mapping Opcode bits to control memory address.

Micro Instruction Format:



F : Micro-operation
or
functional field

CD: Conditional field

Next: Next micro instrn
Addr.field

Br. CPU
processor
is used
'Next' ad
field (1
MPC,
few sig

The

How



1) Each 1
each bit
control
e.g. 9

2) No addit

3) Relative
jumps.

4) Max^m
e.g. 9

* The micro instructions stored in control memory of a processor have a width of 26 bits. Each micro instruction is divided into 3 fields. A micro instruction field (F) of 13 bits, 'Next' address field (NEXT) (X) and a 'conditional' select field (Y). Let the processor has 8 condition codes for MPC, how many bits in X, Y field and what is the size of control memory in word?



- The MPC can be—

Horizontal MPC

1) ~~One~~ 1-bit/Control Signal i.e. each bit will required for one control signal.

e.g. 9 Control Signals

2) No additional H/W required

3) Relatively control signal generated ^{are} fertly.

4) Max^m. degree of parallelism
 e.g. 9 Gbit

Vertical MPC

1) The control signal ~~is encoded~~ for k-bits as 2^k signals.

e.g. $2^9 \rightarrow 512$ signals.

(all bits will represent 1 control signal)

2) A decoder circuit is required

3) Relatively Slow.

4) Max^m. degree of parallelism is always 1.

5) For large no. of instructions and control signals, CW & CM is large.

6) Average access time to enable control signals,

$$T_{avg.} = T_{cm} + T_{μPC-H/w}$$

5) CW & CM is small
Shekar's Victory

DATE

PAGE


(ii) When

7) The average time to enable control signal

$$T_{avg.} = T_{cm} + T_{decoder} + T_{μPC-H/w}$$

S

Qn- A 16-bit microinstruction supports 16 conditions and stored in 128 word CM. What will be the no. of control signal generate in H_μPC & V_μPC.




- For H_μPC, with 5 bits, can represent 5 control signal
- for V_μPC, with 5 bits can represent $2^5 = 32$ Control Signals

Qn- Consider a control unit design in which 48 control signals are to be generated and the system is supporting 8-Flag conditions. If the 64-bit control word is stored in CM, then for

(ii) when

① for H_μPC

(a-1) How the instruction is divided?



(iii) Max

(ii) What is the size of control memory in bytes?

$$2^{13} \rightarrow \text{words}$$

Each word is having 64 bits.

So $\frac{2^{13} \times 64}{8}$ Bytes.

$$= 64 \text{ KB}$$

(iii) Max^m. degree of parallelism is 48.

Q) for VUPC

(i) for same no. of locations as HUPC, what is the size of control word in VUPC.

No. of locations $\rightarrow 2^{13}$

22		
f	CD	Next
6 bits	3 bits	13 bits

48 Signals & Condition

$$6 + 3 + 13 = 22 \text{ bits}$$

$$\begin{matrix} 48 & \leftarrow 64 \\ \downarrow & \leftarrow 2^6 \end{matrix}$$

(ii) what is the signal size of CM in bytes?

$$\frac{2^{13} \times 22}{8} \text{ bytes} = 22 \text{ KB}$$

(iii) Max^m. degree of parallelism $\rightarrow 1$.

it
SE

to enable

+ T
or UPC-HUD

stored
val generate

1 signal
ctrl signals

val signals
+ Flag
red win

48)

Gold

To overcome the shortcomings of HUPC & VUPC.

Soft-VUPC:

(ii) Ma

F	CP	Next
9	4	7

2	3	4			
f_1	f_2	f_3	CP	Next	

28 Control Signals = $2^2 \ 2^3 \ 2^4$

3 Control Signal = $2^1 \ 2^1 \ 2^1$
(3 degree of parallelism)

Max^m. degree of parallelism = 3

↳ Here, Control Signals are divided into groups of mutually exclusive signals, each group enables 1 control signal simultaneously.

Or A μ -instⁿ supports 5 mutually exclusive group of control signal.

$$G_1: 20 \quad G_2: 10 \quad G_3: 2 \quad G_4: 4 \quad G_5: 17 \text{ bits}$$

(i) How many bits are saved using VUPC over HUPC.

G_1^{20}	G_2^{10}	G_3^2	G_4^4	G_5^{17}	CP	Next
------------	------------	---------	---------	------------	----	------

$$21 \text{ bits} = 5 \text{ bits } 4 \quad 1 \quad 6 \quad 5$$

$$HUPC = 20 + 10 + 2 + 4 + 17$$

$$= 51 \text{ bits}$$

$$VUPC = 21 \text{ bits}$$

$$\text{No. of bits saved} = 51 - 21$$

$$= 30 \text{ bits}$$

iii Con

7 clock

There a
Control

1 - adder
& CAR

A E

7 c

we save

11

p. 20

20

T_{H1}

S

(ii) Max^m. degree of parallelism = Shekar's Victory
 DATE PAGE
 5 Groups

A- Consider a CPU where all instructions take 7 clock cycles to complete the execution of each. There are 140 instructions in inst'n set and 125 control signals are needed to be generated using 1-address H_μPC. What is the min^m. size of CW & CAR?

A- Control Signals → 125
 So, No. of bits in F is → 125 bits


7 clock cycle is needed for each inst'n. But, we studied that 1 inst'n needed 1 clock cycle. So,

1 inst'n → 7 cycle
 i.e. 7 inst'n or CW

140 inst'n → 140×7 CW's

$$= 980 \text{ CW's}$$

≈ 10 bits, So CAR = 10



$$CW = 125 + 10 = \underline{135} \text{ bits.}$$

$T_{HW} < T_{H\mu PC} < T_{Soft\mu PC} < T_{V\mu PC}$ → Response Time


$S_{\mu PC} < S_{Soft\mu PC} < S_{V\mu PC}$ → Size of CM.

Gold

ALU & Data Path :-

⇒ If

Shekar's Victory
DATE _____ PAGE _____



- The registers, ALU and interconnecting BUS is called **ALU Data path**.

- Step 0

Step 1

• IR
will de

3. Mer

- Constant is used to increment PC.

• If

- If $\text{Select} = 0 \Rightarrow \text{MUX output} = \text{Constant}$

• If

- If $\text{Select} = 1 \Rightarrow \text{MUX output} = y$

Step 1

- The operations performed can be -

1. Register Transfer:

$$\text{e.g. } R_2 \leftarrow R_1$$

Step 1:

$R_{1\text{out}}, R_{1\text{in}}$

$$\text{Min}^m. \text{ No. of clocks} = 1.$$

$$\begin{bmatrix} \text{No. of tot clocks} \\ = \text{No. of Steps} \end{bmatrix}$$

[No more than 1
Out operation can
be in one clock
cycle]

2. ALU Operation: $(R_3 \leftarrow R_1 + R_2)$

Step 2

Step 2 :

Step 3 :

Step 1: $R_{1\text{out}}, Y_{\text{in}}$

Step 2: $R_{2\text{out}}, \text{Select} = 1, \text{ADD}$

Step 3: $Z_{\text{out}}, R_{3\text{in}}$

$$\text{Min}^m. \text{ no. of clocks} = 3$$


4. Memo

Step 1:

Step 2 :

Step 3 :

⇒ If two data paths are used,



- Step ① R_{1out}, Y_{1in}, R_{2out}, Select = 1, Add

Step 2: Z_{out}, R_{3in}

Min^m no. of clocks = 2.

- In a processor, the increase in no. of data paths will decrease clock cycles required.

3. Memory Read: (R₁ ← M[R₃])



• If instruction then put in PC.

• If data, then put in R₃.

Step 1: R_{3out}, MARin, Read

Step 2: WF MC (Wait for Memory function to complete)

Step 3: MDRout, R_{1in}

Min^m. no. of clocks = 3 (depends on WFMC)

4. Memory Write: (M[R₃] ← R₁)

Step 1: R_{3out}, MARin

Step 2: R_{1out}, MDRin, write


Step 3: WF MC

Min^m. no. of clocks = 3

(1) (2)

(2)

2	0
2	1
2	2
2	3
2	4



The min^m. no. of clock cycles required to perform

$$R_0 \leftarrow R_1 + R_2$$

- A) 2 B) 3 C) 4 D) 5

An

Step 1: $R_{1\text{out}}, S_{in}$
 X Step 2: $R_{2\text{out}}, \text{Add Select} = 1, \text{Add}$
 Step 3: Z_{out}, R_{in}

Step 2: ~~S_{in}~~ $R_{1\text{out}}, S_{in}$

Step 2: $R_{2\text{out}}, T_{in}, \text{Add}, R_{in}$

Min^m. no. of clocks = 2

(2) Binor

(10)

$$\begin{aligned}
 & \cdot 4^2 \\
 & 2^4 \times 1 + 2^3 \\
 & 16 + 4 \\
 & = 1
 \end{aligned}$$

NUMBER SYSTEM:-

Radix/Base	Digits	Min ^m Bits
Binary	0, 1	1
Octal	0 to 7	3
Decimal	0 to 9	4
Hexadecimal	0 to 9 A to F	4

$$16^3 \times B + 16^2$$

(4) Direct

Octal:

Binary:

Hexa:

Conversions:-

① Decimal to Binary

$$(23.875)_{10} = (?)_2$$

$$\begin{array}{r} 2 | 23.875 \\ \underline{2} \quad \underline{11} \quad 1 \\ \underline{2} \quad \underline{5} \quad \cdot \\ \underline{2} \quad \underline{2} \quad 0 \\ \underline{2} \quad \underline{1} \quad 1 \\ \hline 0 \end{array}$$

$$\begin{array}{r} 0.875 \times 2 \\ \hline \leftarrow 0.750 \\ 0.750 \times 2 \\ \hline \leftarrow 0.500 \\ 0.5 \times 2 \\ \hline \leftarrow 1 \end{array}$$

$$\Rightarrow (10111.111)_2$$

② Binary to Decimal

$$(\underbrace{10111}_{\text{Binary}}.\underbrace{111}_{\text{Binary}})_2 = (?)_{10}$$

$$2^4 \times 1 + 2^3 \times 0 + 2^2 \times 1 + 2^1 \times 1 + 2^0 \times 1 + 2^{-1} \times 1 + 2^{-2} \times 1 + 2^{-3} \times 1$$

$$16 + 4 + 2 + 1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8}$$

$$= (23.875)_{10}$$

③ Hexa to Decimal

$$(B027)_{16} = (?)_{10}$$

$$16^3 \times B + 16^2 \times 0 + 16^1 \times 2 + 16^0 \times 7$$

④ Direct Relationship among Octal, Binary & Hexadecimal

Octal: $(6 \quad 6 \quad 6 \quad 6)_8$

Binary: $\underline{1 \quad 0} \underline{1 \quad 0} \underline{1 \quad 0} \underline{1 \quad 1 \quad 0}$

Hexa: $(D \quad B \quad 6)_{16}$

Gold

Q. $(123456)_8 = (?)_{16} \& (?)_4$

Shekar's Victory
DATE PAGE
10/10 A
Oct B
11/00 C
11/01 D
11/02 E

Convert to Binary.

$$(123456)_8 \rightarrow 001010011100101110$$

Hexa: $(A\ 7\ 2\ E)_{16}$

Binary: $\underline{\underline{00}}\ \underline{\underline{10}}\ \underline{\underline{10}}\ \underline{\underline{01}}\ \underline{\underline{11}}\ \underline{\underline{00}}\ \underline{\underline{10}}\ \underline{\underline{11}}\ 0$

Radix 4: $(2\ 2\ 1\ 3\ 0\ 2\ 3\ 2)_4$

Base 4 means, It is 4 digit system so 8 bits required to represent.

Q. A

to repr

dr

3 di

L

No. of
digits

n

So,

Q. The no. of 1's in binary representation of the expression

$$16^3 \times 11 + 16^2 \times 4 + 3 = \underline{\underline{\quad}}$$

$$(16^3 \times 11 + 16^2 \times 4 + 16^1 \times 3 + 16^0 \times 1)_{10}$$

↓

$$(B\ 0\ 4\ 3)_{16}$$

↓

$$(1011.0000\ 0100\ 0011)_2$$

$$\text{No. of 1's} = 6$$

Then,

Q. The no. of 1's in binary representation of the expression

$$4096 \times 9 + 256 \times 6 + 16 \times 7 + 2 = \underline{\underline{\quad}}$$

$$(16^3 \times 9 + 16^2 \times 6 + 16^1 \times 7 + 16^0 \times 2)_{10}$$

↓ Binary

$$(1001\ 0110\ 0111\ 0010)_2$$

$$\text{No. of 1's} = 8$$

ans

1000.
 1001
 1010 A
 0001 B
 1100 C
 1101 D
 1110 E

Q- A decimal no. has 46 digits. Shrekar's Victory
To represent in binary is ?

Ans 3 digit Decimal no.

Let 999
No. of digits \leftarrow $10^3 - 1$
↓
radix

3 digit Binary No.

Let 7

$2^3 - 1$

Conversion.

$$\begin{array}{c} 3 \\ \diagdown + \\ \boxed{10^3 - 1 = 2^k - 1} \end{array}$$

$k \rightarrow$ no. of digits in binary.

bits

Ans.

$$\text{So, } 10^{46} - 1 = 2^k - 1$$

$$k = 46 \log_2 10$$

Q- A binary no. has 96 digits, the no. of bits ~~no. of bits~~ to represent in decimal is ?

$$2^{96} - 1 = 10^k - 1$$

$$\boxed{k = 96 \log_{10} 2}$$

Thus, for any 2 systems -

$$\boxed{\tau_1^{k_1} = \tau_2^{k_2}}$$

where

~~τ_1 & τ_2~~ \rightarrow Radix / Base

$k_1, k_2 \rightarrow$ No. of digits

Q) Data Representation:-

Fixed Point
Representation

- ① Integer
- ② Small range of values

Floating Point Representation

- ① Real or float data
- ② Suitable for large range of values.

A) Fixed Point Data Representation:

3 approaches -

i) Signed Magnitude form:

$b_7 | - | - | - | b_2 | b_1 | b_0$

b_7 (sign bit)

$b_7 = 0 \Rightarrow$ +ve magnitude

$b_7 = 1 \Rightarrow$ -ve magnitude

E.g.

+14 \rightarrow 00001110

-14 \rightarrow 10001110

Limitations:

a) Sign bit considered explicitly, requires additional hardware for resultant sign.

e.g. $+3 * -4$ $A_S, B_S \rightarrow$ Sign bit

$A_S = 0$ $B_S = -1$

$\xrightarrow{\text{XOR}}$ Additional H/W

$\begin{matrix} + \\ 1 \end{matrix} \Rightarrow -\text{ve}$

b) Addition & Subtraction are performed in separate hardware.

∴ zero has two representations

$+0 \Rightarrow 00000000$

$-0 \Rightarrow 10000000$

Hence, difficult to test for zero.

a) Sign
h/w

b) Zero
+
-

3) 2's

a) Sign
b) Add
only.

c) zero

1

0

2) 1's Complement form:

$$+14 \Rightarrow 00001110$$

$-14 \Rightarrow$ 1's complement of (+14)

$$\begin{array}{r} 11110001 \\ +1 \\ \hline \end{array}$$

- a) Sign bit is not considered explicitly, no additional h/w required.

b) Zero has two representations

$$+0 \Rightarrow 00000000$$

$$-0 \Rightarrow 1's \text{ complement} \rightarrow 11111111$$

3) 2's Complement form:

$$+14 \Rightarrow 00001110$$

$-14 \Rightarrow$ 2's complement of (+14)

$\begin{array}{r} 11110001 \\ +1 \\ \hline \end{array}$

$$11110001$$

$$\begin{array}{r} +1 \\ \hline 11110010 \end{array}$$

- a) Sign bit not considered explicitly.

b) Addition & Subtraction are performed using Rader only. i.e.

$$+B \Rightarrow \text{1's complement}$$

$$-B = \overline{B} + 1$$

$$\boxed{A - B = A + \overline{B} + 1}$$

- c) zero has only one representation.

$$+0 \Rightarrow 00000000$$

$$-0 \Rightarrow \begin{array}{r} 11111111 \\ +1 \\ \hline \end{array}$$

Gold ~~00000000~~ ✓
discarded.

B) Floating Point Representation:

Shekar's Victory
DATE PAGE

$$\pm m \times r^{\pm e}$$

m: mantissa / significant

r: Radix / Base

e: Exponent

E.g. $+32.625 \times 10^{+3} \rightarrow e$

$$\begin{array}{ccc} & \downarrow & \downarrow \\ & m & r \end{array}$$

$$+1011.101 \times 2^{+101} \rightarrow e$$

$$\begin{array}{ccc} & \downarrow & \downarrow \\ & m & r \end{array}$$

$\hookrightarrow 32.625 \times 10^3$

left shift of decimal point \swarrow

right shift of decimal point \searrow

3.2625×10^4

326.25×10^2

0.32625×10^5

$\hookrightarrow +1011$ $\begin{array}{c} \downarrow \\ m \end{array}$

E.g.-② $0.1011101 \times 2^{1001}$

$$\begin{array}{c} \downarrow \\ m \end{array}$$

~~No~~ the MST of mantissa should be non-zero, that is called Normalised floating point no.

Any
ted as
Single
1) \boxed{S}
sign of
mantissa

2) $E' =$
 E' is
Es value
E.g. $E =$
 $E' =$
 $E = 3$
 $E' = :$

The
Sign
(1)
0/1
0/1

Any floating point number represented as

1) Normalised Form

$$\pm 0.1 \text{bbb} \dots b \times 2^{\pm e}$$


Radix, Decimal point assumed.

2) $\pm \frac{1.\text{bbb} \dots b}{m} \times 2^{\pm e}$

radix, decimal point & 1 are assumed.

Any floating point data in IEEE 754 can be represented as

Single Precision



2) $E' = E + 127$

E' is taken to make Es value always positive.


e.g. $E = -3$

$E' = -3 + 127 = 124$

$E = 3$

$E' = 3 + 127 = 130$

Double Precision



2) $E' = E + 1023$

For k bits bias value is $\Rightarrow 2^{k-1} - 1$

for Single & Double precision both

Q) The value represented by Single Precision -

Sign (1)	Exponent (8)	Mantissa (23)	Value
0/1	Other than all 0's & all 1's	xxx...x	$(-1)^s (1.m) * 2^{E'-127}$
0/1	all 0's	other than all zero's	$(-1)^s (0.m) * 2^{-126}$

Note:

$$1.011000 \times 0$$

$$1 + 2^{-1} \times 0 + 2^{-2} \times 1 + 2^{-3} \times 1$$

Shekar's Victory

DATE

PAGE

⑥ PIPELINE

Eg:

For Double Precision

$$(-1)^s \frac{\text{Value}}{(1.m)} 2^{E-1023}$$

$$(-1)^s (0.m) 2^{-1022}$$

Q. what is the value denoted by $\overbrace{0.10000011}^s \underbrace{100000}_{E'} \underbrace{00--0}_M$ Single precision.

$$s=0 \quad E'=131$$

$$V = (-1)^s (1.M) 2^{E-127} \quad \text{2nd form}$$

$$= (-1)^0 [1 + (1100--0)] 2^{131-127}$$

$$= (1 + 2^{-1} \times 1 + 2^{-2} \times 1 + 2^{-3} \times 0 --) \times 2^4$$

$$= (1 + \frac{1}{2} + \frac{1}{4}) \times 2^4 \Rightarrow 16 + 8 + 4 = 28$$

Q. Identify the value denoted by

~~0.10000011~~ $00101111 \quad 100--0$

$$s=1 \quad E'=47$$

$$V = (-1)^s (1 + 2^{-1} \times 1) 2^{47-127} \Rightarrow -(1.5) \times 2^{-80}$$

Q. Represent -23.875 in single precision $\rightarrow ?$

Sol:-

Binary

$$-(10111.111)_2$$

$$1.011111 \times 2^{-4}$$

$$M = 011111$$

$$E' = E + 127 = 4 + 127 = 131$$

$$s = 1$$

Single precision		
S	E'	M
1	10000011	0111111000--0

Stage 1

Let


Ass

the

Using

Q) PIPELINING :-

$$\text{Eg: } D_i \leftarrow A_i * B_i + C_i \quad i = 1 \text{ to } 4$$



1 segment = 1 clock cycle.

Let $n \rightarrow$ no. of tanks / inst'n

$k \rightarrow$ no. of stages / segment

- Assume each stage completes in 1 clock cycles.
- the no. of clocks in sequential or non-pipelined

$$\text{No. of clocks} = n * k$$

e.g. $\rightarrow 4 * 3 = 12$ clock cycles.

- Using pipelined execution

	Seg 1 R_1, R_2	Seg 2 R_3, R_4	Seg 3 R_5	
1	A_1, B_1	—	—	
2	A_2, B_2	$A_1 * B_1, C_1$	—	
3	A_3, B_3	$A_2 * B_2, C_2$	$A_1 * B_1 + C_1$	
4	A_4, B_4	$A_3 * B_3, C_3$	$A_2 * B_2 + C_2$	
5	—	$A_4 * B_4, C_4$	$A_3 * B_3 + C_3$	
6	—	—	$A_4 * B_4 + C_4$	
Gold				
8				

No. of clocks
= 6

$$\text{No. of clocks} = k + (n-1)$$

e.g.

$$3 + (4-1) = 6$$

$k \Rightarrow$ cycle taken by
Shekar's 1st task

$(n-1) \Rightarrow$ cycle taken by
rest of tasks.

Stage

it varies
operation

Interstage

Int


same f

• Th

execution

me

Q. A 4-segment pipeline is



A pipeline can be -

1) Asynchronous Pipeline.

The data flow along the pipeline stages is controlled with hand-shake protocol.

• The

2) Synchronous Pipeline

• On a common local all the registers transfer data to the next level or stages, simultaneously.

• Th

n, k -

• By default all the pipelines are synchronous.

Spec

A task is the total operation performed by going through all stages of a pipeline.

Stage Delay (t_i):-

The processing time in each stage or segment, it varies from stage to stage based on type of operation.

Interstage Delay (t_d) :-

Interstage transfer of data (buffer overhead), it is same for all stages.

- The time period for the clock cycle in pipelined execution

$$t_p = \max_{i=1}^m \{ t_i \} + t_d$$

→ adding buffer overhead

$$\max \{ t_i \} \gg t_d, \text{ so}$$

$$t_p = \max_{i=1}^k \{ t_i \}$$

- The frequency of pipeline

$$f_p = \frac{1}{t_p}$$

- The time required in pipelined execution for n, k -

$$T_p = \{k + (n-1)\} * t_p$$

Speed Up :

$$S = \frac{\text{time without Pipeline}}{\text{time with pipeline}}$$

- Let t_n is the time required to complete a task in non-pipeline

$$S = \frac{n \times t_n}{\{k + (n-1)\} \times t_p} \quad \text{--- (1)}$$

$$t_n \approx k \times t_p$$

1 task time in non-pipeline $\leftarrow t_n \approx k \times t_p \rightarrow 1$ clock cycle time.
Substitute in (1) NO. of cycles

$$S = \frac{n k}{k + (n-1)} \quad \text{--- (2)}$$

- For large no. of tasks

$$k + (n-1) \rightarrow n$$

Substitute in (1)

$$S = \frac{n \times t_n}{n \times t_p}$$

$$S = \frac{t_n}{t_p}$$

Substitute in (2)

$$S = \frac{n k}{n}$$

$$S = k$$

- The max^m speed up that can be achieved using pipelined processor is always equal to No. of stages.

$$S_{\max} = S_{\text{ideal}} = k$$

Dr. The
100 tasks

Dr. For
up for

The efficiency of a pipeline,

$$E_k = \frac{S}{k}$$

$$= \frac{n k}{k + (n - 1)}$$

$$E_k = \frac{n}{k + (n - 1)}$$

The throughput of a pipeline

H_R = No. of jobs performed in unit time

$$H_R = \frac{n}{\{k + (n - 1)\} * t_p}$$

$$H_R = E_k * \frac{1}{t_p}$$

$$H_R = f_p * E_k$$

Q. The no. of clock cycles needed in a pipeline to execute 100 tasks in six segments, is —?

$$\begin{aligned} & k + (n - 1) \\ & = 6 + (100 - 1) \\ & = 6 + 99 = 105 \text{ clocks.} \end{aligned}$$

Q. For a given six-segment pipeline, what is the speed up for 100 tasks.

$$\begin{aligned} S &= \frac{n k}{k + (n - 1)} \\ &= \frac{100 \times 6}{105} \\ &= 5.71 \end{aligned}$$

Q- During floating point arithmetic the time delays for 4-stages of a pipeline are 50ns, 80ns, 90ns & 80ns, with an interstage delay of 10ns.

(i) What is the speed up achieved?

$$t_p = 90 + 10$$

$$t_p = 100 \text{ ns}$$

$$\text{So } t_n = 50 + 80 + 90 + 80 + 10 \rightarrow \text{final result will} \\ = 300 + 10 = 310 \quad \text{go to register only.}$$

$$S = \frac{t_n}{t_p}$$

$$S = \frac{310}{100}$$

$$S = 3.1$$

(ii) What

S

(ii) Max^m. Speed up achieved is ?

$$S_{\max} = k$$

$$= 4$$

Q- Consi

of s_3 &

s_1 is no

of s_1 &

Q- Consider a 4-stage pipeline, which is operated with 1 MHz clock. What is the ave. time required for ∞ instructions?

$$n=10, \quad k=4, \quad f_p = 1 \text{ MHz}$$

$$T_{avg} = \frac{1}{f_p} = 1 \mu\text{sec.}$$

$$T_p = (k + (n-1)) * t_p$$

$$= (4 + 9) \times 1 \mu\text{sec.}$$

$$= 13 \mu\text{sec.}$$

t_p

t_n

S

~~longs don't~~
SE
20 ns,

Q. Consider a 4-stage pipeline where each stage takes a uniform delay of 20 ns and has ~~buffer overhead~~ of 5 ns.

(i) What is the freq. of pipeline?

$$t_p = 20 + 5 \\ = 25 \text{ ns}$$

$$f_p = \frac{1}{25} \\ = 0.04 \times 10^9 \\ = 40 \text{ MHz}$$

(ii) What is the speed up achieved?

$$S = \frac{t_n}{t_p} \\ S = \frac{20 \times 4 + 5}{25} \\ S = \frac{85}{25} = 3.4$$

Q. Consider a 5-stage instruction pipeline, where delay of S_3 is twice to that of S_2 & half to that of S_5 .
 ~~id with~~
 ~~er 10~~
 S_1 is having same delay as that of S_3 & S_4 . The delay of S_1 is 10 ns, what is the speed up achieved?

S_1	S_2	S_3	S_4	S_5
t_1	$t_1/2$	t_1	t_1	$2t_1$
10	5	10	10	20

$$t_p = 20$$

$$t_n = 55$$

$$S = \frac{55}{20} = 2.75$$

Q1. Consider two pipelines A & B where A is having 5 stages with delays 3, 1, 1, 1 & 2 ns. B is having 9 stages with a uniform delay of 2 ns. How much time is saved using design B over design A for 100 instructions?

$$n = 100 \quad T_p = \{k + (n-1)\} \times t_p$$

$$t_{ap} = 4 \text{ ns}$$

$$t_{bp} = 2 \times 100 = 200 \text{ ns}$$

$$\begin{aligned} T_a &= \{5 + 99\} \times 4 \\ &= 104 \times 4 \\ &= 416 \end{aligned}$$

$$\begin{aligned} T_b &= (9 + 99) \times 2 \\ &= 108 \times 2 \\ &= 216 \end{aligned}$$

Time saved = $T_a - T_b$
= 200 ns

All is

Consi
required

Q2. What is the efficiency of a six segment pipeline for 100 tasks?

$$\begin{aligned} E_R &= \frac{n}{k + (n-1)} \\ &= \frac{100}{6 + 99} \\ &= 0.95 \end{aligned}$$

(i) The
non-pi

(ii) No


3) Instruction Pipeline:

Each instruction execution involves the phases -

IF, ID, OF, EX etc. Overlapping of these phases for multiple instructions is instruction pipeline.

- The behaviour of a pipeline can be visualized using space-time diagram.

- For 4 instructions in 4 stages



Space-time Diagram

Shekar's Victory

	1	2	3	4	5	DATE	PAGE
I ₁	IF	ID	OF	EX			
I ₂		IF	ID	OF	EX		
I ₃			IF	ID	OF	EX	
I ₄				IF	ID	OF	EX

All segments are fully overlapped.

Q Consider a 4-stage pipeline where the clock cycles required for each stage of 4 instructions given as

	F	D	E	S	
I ₁	2	1	2	2	$\Rightarrow 7$
I ₂	1	3	3	2	$\Rightarrow 9$
I ₃	2	2	2	2	$\Rightarrow 8$
I ₄	1	3	1	1	$\Rightarrow 6$

(i) The no. of clock cycles required in sequential or non-pipelined execution is ?

$$7+9+8+6 = 30 \text{ clocks.}$$

(ii) No. of clock cycles req in pipelined execution

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
I ₁	F	F	D	E	E	S	S								
I ₂	-	F	D	D	D	E	E	E	S	S					
I ₃	-	F	F	-	D	D	E	E	S	S					
I ₄	-	-	-	F	-	-	D	D	D	E	S				

14 Clocks

Stall Cycle:

= Shekar's Victory
DATE _____ PAGE _____

During which no meaningful operations performed, for an instruction. It arise —

- 1) Uneven stage clock cycles for inst's
- 2) Data and control dependency.
- 3) The effective speed up

$$S_{eff.} = \frac{Stalls\; Cycles}{1 + (Stalls\; freq. * Stall\; Cycles)}$$

$$S_{eff.} = \frac{k}{1 + (Stalls\; freq. * Stall\; Cycles)}$$

Q- Suppose there are 5 stages that have 1 stall cycle per memory dependency. What is the effective speed-up with 20% at memory reference?

$$\begin{aligned} S_{eff.} &= \frac{5}{1 + \frac{20}{100} * 1} \\ &= \frac{5}{1.2} \approx 4.16 \end{aligned}$$

Q- Consider a pipelined processor with 4 stages to execute the loop

for($i=1$; $i \leq 100$; $i++$)

```
{
    I1;
    I2;
    I3;
    I4;
}
```


I₁

I₂

I₃

I₄

(i) The



(ii) The stages

I₁

I₂

I₃

I₄

The clock cycles needed by the stages for each instruction are -

Shekar's Victory
DATE _____
PAGE _____

	S_1	S_2	S_3	S_4
I_1	1	2	1	2
I_2	2	1	2	1
I_3	1	1	2	1
I_4	2	1	2	1

(i) The O/P of I_1 for $t = 2$ is available after clocks.

	1	2	3	4	5	6	7	8	9	10	11	12	13
$i=1$	1	2	3	4	5	6	7	8	9	10	11	12	13
I_1	S_1	S_2	S_2	S_3	S_4	S_4							
I_2			S_1	S_1	S_2	S_3	S_3	S_4					
I_3				S_1	S_2	S_3	S_3	S_4	S_4				
I_4					S_1	S_1	S_2	S_3	S_3	S_4	S_4		
$i=2$	I_1	$-$	S_1	S_2	S_3	S_3	S_4

No. of clocks = 13.

(ii) The no. of cycles needed by 4 instructions in 4 stages as

	S_1	S_2	S_3	S_4
I_1	2	1	1	1
I_2	1	3	2	2
I_3	2	1	1	3
I_4	1	2	2	2

	1	2	3	4	5	6	7	8	9	10	11	Shubham's Class
I ₁	S ₁	S ₁	S ₂	S ₃	S ₄							DATE _____
I ₂	-	S ₁	S ₂	S ₂	S ₃	S ₃	S ₄	S ₄				PAGE _____
I ₃	...	S ₁	S ₁	S ₂	-	S ₃	-	S ₄	S ₄	S ₄		No. of clocks
I ₄	-	-	S ₁	-	S ₂	S ₂	S ₃	S ₃	S ₄	S ₄		= 13

i) Dyn

The no. of clocks required to execute the loop
 $\text{for } (i=1; i \leq 2; i++)$ - 23 clocks

{
 I₁;
 I₂;
 I₃;
 I₄;
 }

1 iteration \rightarrow 8 instructions.

Pipeline Conflicts / Hazards / Dependencies / Difficulties :-

i) Data Dependency

- E.g. I₁: $R_2 \leftarrow R_0 + R_1$
 I₂: $R_3 \leftarrow R_2 * R_4$
 I₃: $R_5 \leftarrow R_6 - R_7$

	1	2	3	4	5	6	7
I ₁	IF	ID	OF	EX			
I ₂		IF	ID	DE	EX		
I ₃			IF	ID	OF	EX	
I ₄				IF	ID	OF	EX

- An instruction depends on results of its previous, leads to data dependency. (like R₂ in I₁ & I₂)

- Solutions
 - H/W (pipeline)
 - S/W (Compiler)

iii) Oper


II

• By Def
Our Con
 Fetch
 The F,
 complete
 E stage
 3-clock
 for sti
 require

i) Dynamic Scheduling (H/w or S/w)

Shekar's Victory
DATE _____
PAGE _____


Rearrangement of instructions dynamically.



But the instructions after dependency must be parallel.


ii) Delayed Load (S/w)

Will use NOP (No-operation)
↓
executed by OS.



But increases no. of clock cycles.

iii) Operand Forwarding (H/w)



In addition of storing value in instead of storing value in copy of also R2, the value is directly fetched by I2.

- By default Operand Forwarding will be used in ques.

Qn Consider a pipelined processor with 4-stages Fetch (F), Decode (D), Execute (E) and Write-back (W). The F, D & W stages requires 1-clock cycle to complete the operation for every instruction. The E stage requires 1-clock for addition & subtraction, 3-clocks for multiplication. If Operand Forwarding is used, for the following program, the no. of clock cycles required to complete that?

No. of clocks
= 13

SP
23 clocks

Ans :-

6	7
EX	

previou,

- $I_1: ADD \quad R_2, R_1, R_0$
 $I_2: MUL \quad R_4, R_3, R_2$
 $I_3: SUB \quad R_6, R_5, R_4$

1) Prefetch address

	F	D	E	W
I_1	1	1	1	1
I_2	1	1	3	1
I_3	1	1	1	1

2) Delay

that I

3) Branch

	1	2	3	4	5	6	7	8
I_1	F	D	E	W				
I_2		F	D	E	E	E	W	
I_3			F	D	-	-	E	W

2.

Prec
ct

① ↓

Branch r
takes

(Target = I)

2) Control Dependency

e.g.

I_1

I_2

$I_3: BNZ I_7$

I_4

⋮

I_7

	1	2	3	4	5	6	7
I_1							
I_2							
I_3							
I_4							
⋮							
I_7							

I_2
 I_3
 I_7/I_4

IF ID OF Ex

— — — IF

* If c
penalty

• Arise due to branching.

↳ $I_3: BNZ I_7$

Until I_3 will not complete, can't initiate I_4 or I_7 .

→ Preferred Target address.

1) Prefetch Target Address (H/w) :


If branch is found, it will prefetch the target address and accordingly I₄ or I₇ will start.

Shekar's Victory
DATE _____ PAGE _____

2) Delayed Load (S/w) :

Will execute NOP until I₃ completes before I₄ or I₇ executes, but increases clock cycles.

3) Branch Prediction (Default) :



* If prediction goes wrong, leads to branch penalty.

Ex:

- - IF

I₇.

Gold

