Code No. 118(C)

B.Tech. Degree V Semester Examination in Electronics and Communication Engineering, March 1999

EC 501 MICROPROCESSORS

Time: 3 Hours Max.Marks: 100 a) Explain in detail the function of the various components of a micro computer. (10)b) The instruction code 01001111(4FH) is stored in memory location 2005H. Illustrate the data flow and list the sequence of events when the instruction code is fetched by the MPU. (10)OR Explain the architecture of 8085 with a neat diagram. (12)a) Briefly explain the functions of Reset, interrupt, Ready b) and Hold signals of 8085. (8) IIIGive the addressing modes of the following instruction a) LXI H, 2100 H ii) RAR MOUA, M iv) LDA 2000H STAX D vi) ACI57H vi) LHLD 2050 H viii) MOUA, B (8) b) Give the complete timing diagram showing all the relevant signals of the following i struction 2000 OUT 80H; (A) = FFH(12)OR ΙV Explain the function of the flag bits of 8085. (8)

, b)	Illustrate the stack contents with respect to the execution of the following instructions [SP] = 2000; [B] = 0IH; [C] = 02H; [D] = 03H, [SP] = 04H, [H] = 05H; [L] = 06H PUSH B PUSH D PUSH H POP D POP B POP H What are the contents of B, C, D, E, H and L register after the above sequence of PUSH and POP instructions.	(12)
a)	Compare memory mapped and I/o mapped I/o schemes.	(10)
b)	What is bus contention? Illustrate the situation using timing waveform of a memory interface to the CPU.	(10)
	OR	
a)	Explain DMA transfer.	(8)
b)	Interface 256 byte RAM, 1K RAM and 2K ROM to 8085 CPU. Show the memory map.	(12)
a)	Design a scheme by which the CPU gets the address of an ISR when an external device interrupts the CPU via the INTR pin. Draw the necessary hardware set up.	(10)
b)	Give the internal block diagram of 8259 A and explain the blocks. OR	(10)
a)	Write a BSR (bit . set Reset) control word subroutine to set bits PC ₇ and PC ₃ and reset them after a delay Address of Port $A = 80 H$ B = 81 H C = 82 H Control register = 83 H	(10)
	a) b) a) b)	of the following instructions [SP] = 2000; [B] = 0IH; [C] = 02H; [D] = 03H, [SP] = 04H, [H] = 05H; [L] = 06H PUSH B PUSH D PUSH H POP D POP B POP H What are the contents of B, C, D, E, H and L register after the above sequence of PUSH and POP instructions. a) Compare memory mapped and I/o mapped I/o schemes. b) What is bus contention? Illustrate the situation using timing waveform of a memory interface to the CPU. OR a) Explain DMA transfer. b) Interface 256 byte RAM, 1K RAM and 2K ROM to 8085 CPU. Show the memory map. a) Design a scheme by which the CPU gets the address of an ISR when an external device interrupts the CPU via the INTR pin. Draw the necessary hardware set up. b) Give the internal block diagram of 8259 A and explain the blocks. OR a) Write a BSR (bit . set Reset) control word subroutine to set bits PC7 and PC3 and reset them after a delay Address of Port A = 80 H "B = 81 H "C = 82 H

Contd...3

	b)	Explain briefly any A/D converter and its interfacing to the 8085 CPU	(10
IX	a)	Explain the various registers within the 8086 CPU	(8)
	b)	What do you meant by memory segmentation? Compare 8086 and 68000 with regard to the above.	e (12
X	a)	Explain how a 20 bit address is obtained using 16 bit segment and offset registers in an 8086 CPU.	(10
	b)	What is multiprocessing.	(10
