# AMIETE – ET (NEW SCHEME) - Code: AE74

### Subject: VLSI DESIGN

**Time: 3 Hours** 

**JUNE 2011** 

Max. Marks: 100

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.
- The answer sheet for the Q.1 will be collected by the invigilator after 45 Minutes of the commencement of the examination.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

#### **Q.1** Choose the correct or the best alternative in the following: $(2 \times 10)$

a. Substrate in nMOS FET is

(A) N type	<b>(B)</b> P type
(C) PN type	( <b>D</b> ) None

b. In depletion mode FET devices channel is established when

(A) $V_{gs} = V_{DD}$	<b>(B)</b> $V_{gs} > V_t$
( <b>C</b> ) $V_{gs} = 0$	<b>(D)</b> $V_{gs} > V_{DD}$

#### c. Transit time $\boldsymbol{\tau}_{sd}$ is

(A)	Valocity	(B) Channel length
	Channel length	(D) Velocity
$(\mathbf{C})$	Charge	( <b>D</b> ) Channel length
(C)	Electric field	( <b>D</b> ) Electric field

d. Pull-up to Pull-down ratio  $\frac{Z_{pu}}{Z_{pd}}$  for nMOS inverter driven by another nMOS

inverter is

( <b>A</b> ) 8:1	<b>(B)</b> 4:1
( <b>C</b> ) 6:1	<b>(D)</b> 16:1

e. Implant in depletion type transistor is indicated by dotted square of dimension

(A) $6\lambda \times 6\lambda$	<b>(B)</b> 8λ×8λ
(C) $4\lambda \times 4\lambda$	<b>(D)</b> 16λ×16λ

f. Total channel resistance of nMOS inverter when it is ON is

(A) 20 k Ω	<b>(B)</b> 30 k Ω
( <b>C</b> ) 40 k Ω	<b>(D)</b> 50 k Ω

AE74 / JUNE - 2011

1

inverter.
(B) nMOS
(D) nMOS & CMOS
<b>(B)</b> $1/\alpha^2$
( <b>D</b> ) 1/α
level output is degraded.
<b>(B)</b> High and low
( <b>D</b> ) High
circuit
(B) Sequential
<b>(D)</b> Flip-Flops
-

## Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.

b. With neat sketch explain the P-Well Fabrication process.(10)Q.3a. Derive the expression for $I_{ds}$ starting from transit time.(8)b. What are the different types of pull-ups are used in MOS circuit? Explain briefly with neat sketch.(8)Q.4a. Draw & explain the circuit diagram and stick diagram for logic functio $\overline{f} = x + yz$ (8)b. With neat diagram explain design rules for wires and contact?(8)Q.5a. Define sheet resistance and standard unit of capacitance.(4)b. Derive the expression for total delay when N inverters are cascaded to driv large capacitive load(6)c. Calculate the total capacitance for the Fig.1.(6)	Q.2	a.	Write the cross-sectional view of nMOS enhancement and depletion mode Transistor indicating all the layers and terminals.	(6)
Q.3a. Derive the expression for $I_{ds}$ starting from transit time.(8)b. What are the different types of pull-ups are used in MOS circuit? Explain briefly with neat sketch.(8)Q.4a. Draw & explain the circuit diagram and stick diagram for logic function $\overline{f} = x + yz$ (8)b. With neat diagram explain design rules for wires and contact?(8)Q.5a. Define sheet resistance and standard unit of capacitance.(4)b. Derive the expression for total delay when N inverters are cascaded to driv large capacitive load(6)c. Calculate the total capacitance for the Fig.1.(6)		b.	With neat sketch explain the P-Well Fabrication process.	(10)
<ul> <li>b. What are the different types of pull-ups are used in MOS circuit? Explain briefly with neat sketch.</li> <li>Q.4 a. Draw &amp; explain the circuit diagram and stick diagram for logic function f = x + yz</li> <li>b. With neat diagram explain design rules for wires and contact?</li> <li>Q.5 a. Define sheet resistance and standard unit of capacitance.</li> <li>b. Derive the expression for total delay when N inverters are cascaded to driv large capacitive load</li> <li>c. Calculate the total capacitance for the Fig.1.</li> </ul>	Q.3	a.	Derive the expression for $I_{ds}$ starting from transit time.	(8)
<ul> <li>Q.4 a. Draw &amp; explain the circuit diagram and stick diagram for logic function f = x + yz (8)</li> <li>b. With neat diagram explain design rules for wires and contact? (8)</li> <li>Q.5 a. Define sheet resistance and standard unit of capacitance. (4)</li> <li>b. Derive the expression for total delay when N inverters are cascaded to driv large capacitive load (6)</li> <li>c. Calculate the total capacitance for the Fig.1. (6)</li> </ul>		b.	What are the different types of pull-ups are used in MOS circuit? Explain briefly with neat sketch.	(8)
b. With neat diagram explain design rules for wires and contact?       (8)         Q.5       a. Define sheet resistance and standard unit of capacitance.       (4)         b. Derive the expression for total delay when N inverters are cascaded to driv large capacitive load       (6)         c. Calculate the total capacitance for the Fig.1.       (6)	Q.4	a.	Draw & explain the circuit diagram and stick diagram for logic function $\overline{f}$ = x + yz	nction ( <b>8</b> )
Q.5a. Define sheet resistance and standard unit of capacitance.(4)b. Derive the expression for total delay when N inverters are cascaded to drive large capacitive load(6)c. Calculate the total capacitance for the Fig.1.(6)		b.	With neat diagram explain design rules for wires and contact?	(8)
<ul> <li>b. Derive the expression for total delay when N inverters are cascaded to driv large capacitive load (6)</li> <li>c. Calculate the total capacitance for the Fig.1. (6)</li> </ul>	Q.5	a.	Define sheet resistance and standard unit of capacitance.	(4)
c. Calculate the total capacitance for the Fig.1. (6)		b.	Derive the expression for total delay when N inverters are cascaded to large capacitive load	drive (6)
		c.	Calculate the total capacitance for the Fig.1.	(6)



- **Q.6** a. Derive the scaling factors for
  - (i) Gate capacitance
  - (ii) Operating frequency
  - (iii) Power dissipation
  - b. Explain how transmission gate eliminates degradation of output levels. Write the circuit of 4:1 MUX using Transmission gate.
    (8)
- Q.7 a. Explain design methodology steps to design complex VLSI circuit. (6)
  - b. Design a 4 bit adder and obtain the expression for Sum, Carry & Half Sum.(10)
- Q.8 a. Draw and explain the circuit and stick diagram of nMOS-pseudo static memory cell. (8)
  - b. Discuss the methods for optimisation of area, power dissipation and time of CMOS inverter. (8)
- Q.9 a. Explain the method for detection of stuck at faults using sensitized path based testing technique. Determine the test vector for SA1 detection for the circuit shown in Fig.2.



b. Draw the circuit of BILBO and explain briefly.

(8)

(8)