Seat No.:	Enrolment No.

## GUJARAT TECHNOLOGICAL UNIVERSITY M.E.-III<sup>rd</sup> SEMESTER-EXAMINATION – MAY- 2012

		WI.E -III SEWIESTER-EAAWIINATION - WAT- 2012	
•		ode: 730303 Date: 10/0	5/2012
•		lame: VLSI Design	
Time	: 10:	:30 am – 01:00 pm Total Ma	rks: 70
Instr	ucti	ons:	
1.	Atte	empt all questions.	
2.	Mal	ke suitable assumptions wherever necessary.	
3.	Figu	res to the right indicate full marks.	
Q.1		Consider Moore Finite State Machine (FSM), with one input X and one output Z. The FSM asserts its output Z when it recognize the "101" input bit sequence. Implement the state diagram for above and write verilog code for it.	14
Q.2	(a)	What are the different rules that are to be used while developing UDPs?	07
	<b>(b)</b>	Explain features of XC9500 Programmable CPLD family in brief.  OR	07
	<b>(b)</b>	Explain mux- versus LUT-based logic blocks.	07
Q.3	(a)	Explain various behavioral timing control constraints available in verilog	07
	<b>(b)</b>	Explain ROM, PAL, PLA and PLD by comparing with eachother.  OR	07
Q.3		Explain the architecture of Spartan3e FPGA family	14
Q.4	(a)	Write a verilog program for 8 input priority encoder.	07
	<b>(b)</b>	When race condition occurs in verilog? Explain with example.  OR	07
Q.4	(a)	Write a verilog program for full-subtractor using half-subtractor and logic gates. Write modules for half-subtractor and the gates used. Draw the circuit diagram of the whole design.	07
	<b>(b)</b>	Explain the use of casex, casez in verilog with example.	07
Q.5		With the help of T-flipflop design a modulo 6 counter. Show all design steps. Write verilog program of the same using structural model style. Also write verilog program of all components used in your design. Dtaw the circuit diagram of your design.  OR	14
Q.5		With the help of T-flipflop design a binary counter. Show all design steps. Write verilog program of the same using structural model style. Also write verilog program of all components used in your design.  ***********************************	14