Seat No.:	Enrolment No.

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

M. E. Sem. – III - Examination –June- 2011 Subject code: 730303 Subject Name: VLSI Design

Date:07/06/2011 Time: 10.30 am – 01.00 pm

**Total Marks: 70** 

•	4		. •			
In	str	110	tıc	m	S	•

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- **Q.1** (a) Explain FPGA Spartan 3e family architecture with its components and neat 07 diagram. Consider Mealy Finite State Machine (FSM), with one input X and one output Z. **07** (b) The FSM asserts its output Z when it recognize the "110" input bit sequence. Implement the state diagram for above and write verilog code for it. Explain functions of digital clock managers in regards to Spartan 3e. **Q.2** 07 (a) Compare ROM, PAL, PLA and PLD. 07 **(b)** OR With diagram explain FUSE and ANTIFUSE mechanism of FPGA programming. 07 **(b)**
- Q.3 (a) Explain in detail different operator types in verilog.
  (b) Write a verilog program for full subtractor in structural modeling.
  07
  07
  07

write a verilog program for full subtractor in structural modeling.

- Q.3 (a) Explain the difference between net and register in verilog with appropriate 07 example.
  (b) Write a verilog program of 3-to-8 decoder with enable input.
  07
- Q.4 With the help of T-flipflop design a decade counter. Show all design steps. Write verilog program of the same using structural model style. Also write verilog program of all components used in your design.

OR

- Q.4 With the help of T-flipflop design a modulo 7 counter. Show all design steps. Write verilog program of the same using structural model style. Also write verilog program of all components used in your design.
- Q.5 (a) Explain in detail different timing controls in verilog.
  (b) Write a verilog program for 4-to-1 multiplexer using case statement.
- Q.5 (a) What do you mean by race condition in verilog. Explain with appropriate 07 example.
  - **(b)** Define a positive-edge triggered D-flipflop with clear as a UDP. Signal clear is **07** active low

\*\*\*\*\*