12/31/11 Code: A-20

## **AMIETE - ET (OLD SCHEME)**

Code: AE12
Time: 3 H DECEMBER 2009

Subject: COMPUTER ENGINEERING
Max. Marks: 100

NOTE: There are 9 Questions in all.

• Question 1 is compulsory and carries 20 marks. Answer to Q.1 must be written in the space provided for it in the answer book supplied and nowhere else.

Choose the co	Choose the correct or the best alternative in the following: (2x				
a. The memor	y unit for on 80486 micro processor	equires	banks of memory.		
(A) one	<b>(B)</b> t	vo			
(C) three	<b>(D)</b> f	our			
b. To convert	binary to octal & hexadecimal, comb	ne bits			
	(A) 3 & 4	<b>(B)</b> 3 & 3			
(C) 4 & 3	<b>(D)</b> None of	hese			
c. Architectur	e. Architecture of 8086 introduced the concept of				
(A) pipeline	<b>(B)</b> flag				
(C) segmen	ration (D) all of abo	ve			
d. Number of	Number of output ports in the peripheral mapped I/O is restricted to ports				
<b>(A)</b> 16	<b>(B)</b> 2	56			
<b>(C)</b> 65536	<b>(D)</b> 8				
e. Instruction	hat clears Accumulator is				
(A) XRA A	<b>(B)</b> N	IVI A, 00			
(C) SUB A	<b>(D)</b> A	ll of above			
f. Serial transmission with SIM/RIM instruction work in mode					
(A) Asynch	ronous (B)	Synchronous			
<b>(C)</b> Both (A	(D) None of	above.			
g. In 8086 arc	In 8086 architecture, AX and DS registers belong to				
` '	(A) Segment group register, pointer index group register.				
	oup register, segment group register.				
	t group register, status flag register. oup register, pointer index group regi	ster.			
(2) Dum gi	out region, bound man group logi				
h. The VL bus	was originally designed to support h	gh speed ada	apters.		

12/31/11 Code: A-20

	<b>(A)</b>	Audio	( <b>B</b> ) Video		
	<b>(C)</b>	Data	<b>(D)</b> all of above	e	
	i. The	8257 DMA controller has	channels, and	register specify DMA fi	unction.
		4, count	(B) 6, status		
	` ′	4, status	( <b>D</b> ) 6, count		
	(=)	.,	(2) 0, 00 000		
	j. AD	D AX, [BX] is an example of	·		
		Register indirect-index address	sing		
		Register index addressing			
		Register addressing			
	(D)	Register indirect addressing.			
		<u> </u>	FIVE Questions out ach question carries	of EIGHT Questions. 16 marks.	
O.2 a.	Explain h	now each of the following Micro			
<b>~</b>	-	ck frequency	P	on processing rune :	
	(ii) Data	a bus width			
	(iii) Add	ress bus width			
	(iv) Inter	rnal cache memory			
	(v) Co-	processor		(10)	
b.	_	64K x 8 SRAMs, determine the or. Also design the complete int		chips required to construct	a memory interface for 8086 <b>(6)</b>
<b>Q.3</b> a.	Explain	different types of memory and the	neir classification.	(8)	
b.	Mention	any <b>TWO</b> instructions for the fo	ollowing operations:-		
		a transfer instruction.			
	(ii) Log	ical instruction.			
	(iii) Aritl	nmetic instruction.			
	(iv) Inpu	nt / Output instruction		(8)	
<b>Q.4</b> a.	Draw the	e architecture of 8086 and label	various components.	(6)	
b.	Perform	the following operations:			
		lition with 8-bit two's compleme	ent 56+84		
	* *	evert 100001 Binary code to De			
		ress lines = 14, then maximum_		e accessed	
		000101) bcd = Hexa Dec		(4)	
c.	Explain a	any TWO of the following:			
		he memory			
		ociative memory			
		ual memory			
	(iv) Phys	sical memory		(6)	
0.5	Day 1- 1-	the following:	(8)		

Q.5 Explain the following:

(i) Show the working of the instruction MOV [BP], AL where CS = 5d27, BP = 2c30 and A1 = 05

(ii) How many address lines are used to identity an I/O port in memory mapped I/O methods and peripheral I/O

12/31/11 Code: A-20

methods for 8085 architectu	re?
-----------------------------	-----

(iii) CS = 0000H; DS = 2E98H; SS = A010H; ES = B000H. Draw 8086 memory map showing starting and ending of each memory segment.

- (iv) Explain the concept of: superscalar, Super pipeline, L2 cache
  - (v) Sketch the serial output waveform for character 'A' when it is transmitted with 9600 baud and even parity. (2+2+3+6+3)
- Q.6 a. Write a note on different modes of 8254 timer. Also show what is the advantage of using 8254 timer for delay routine as compared to software delay routine. (10)
  - b. Write a interrupt service routine to read a data byte and then start conversation for the next reading.

    (6)

<b>Q.7</b> a. Describe the features	of any <b>TWO</b> bus architecture:-
-------------------------------------	--------------------------------------

- (i) ISA
- (ii) EISA
- (iii) AT
- (iv) PCI (8)
- b. Explain the following operating modes for microprocessors
  - (i) Virtual mode
  - (ii) Real mode
  - (iii) Protected mode (6)
- c. Explain bus frequency and data transfer rate for VESA bus. (2)
- Q.8 a. Explain Flynn's classification of computers. (4)
  - b. Explain the following:
    - (i) Hardware
    - (ii) Software
    - (iii) Firmware (6)
  - c. Compare the following:
    - (i) Distributed and parallel processing.
    - (ii) Multi-tasking and Multi-processing.
- **Q.9** a. Explain the concept of 'paging' and 'descriptor' in 80386.
  - b. Explain the concept of "pipelining" used in 80486. Show the complete block diagram of it.

    (4)
  - c. Give an example of any two basic commands used in DOS and UNIX operating system. (4)

**(6)** 

**(4)** 

d. Explain minimum and maximum mode in 8086. (4)