December 2005

Code: A-09

Q.1

Subject: ANALOG & DIGITAL ELECTRONICS

Time: 3 Hours Max. Marks: 100

NOTE: There are 9 Questions in all.

(A) aliasing

- Question 1 is compulsory and carries 20 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

Cł	(A) $1 \text{ to } 10^4 \Omega$. (B) $10^3 \Omega$. (C) $10^5 \Omega$. (D) $10^6 \Omega$. The ratio of change in input offset voltage when variation in supply voltage is made is called (A) PSRR. (B) CMRR.			
a. The order of input resistance in 741 OPAMP is				
	(A) 1 to $10^4 \Omega$.	(B) $10^3 \Omega$.		
	(C) $10^5 \Omega$.	(D) $10^6 \Omega$.		
b.	<u> </u>	et voltage when variation in supply voltage is		
	(A) PSRR.	(B) CMRR.		
	(C) transient response.	(D) input offset voltage stability.		
c.	The equiripple response filter is call response is given by	led, while maximally flat time delay filter.		
	(A) Chebyshev, Bessel.	(B) Butter worth, Bessel.		
	(C) Bessel, Chebyshev.	(D) Chebyshev, Butter Worth.		
d.	A notch filter is a			
	(A) Wide band pass filter.	(B) Narrow band pass filter.		
	(C) Wide band reject filter.	(D) Narrow band reject filter.		
٩	The problem faced by switched cana	acitor filters is		

(B) amplitude distortion

		(A) 5 (C) 7	(B) 9 (D) 3	
	g.	The typical quiescent power dissipation of low-power CMOS units is		
		(A) 1mW. (C) 2 nW.	(B) 0.5 mW. (D) 50 nW.	
	h.	h. The access times of MOSRAMS is approximately		
		(A) 35 ns. (C) 400 ns.	(B) 80 ns. (D) 20 ns.	
	i.	For which of the following f combinations of two inputs.	lip-flops, the output is clearly defined for	all
		(A) D type flip-flop.(C) J-K flip-flop.	(B) R-S flip-flop.(D) none of these.	
	j.	Active load is used in the collector of the difference amplifier of an Op-amp:		
		 (A) To increase the output resistant (B) To increase the differential gain (C) To handle large signals. (D) To provide symmetry. 		
		•	ons out of EIGHT Questions. carries 16 marks.	
Q.2	a.	What are the requirements of the other the output stage of the μ A741 OP.	output stage of an OPAMP? Write the circuit of AMP. (7)	•
	b.	• •	ing in OPAMPs? What are the requirements of a typical circuit for measuring the input bias and explain the procedure for (9)	5
Q.3	a.	What is an active filter? What is What are the limitations of active f	s the role of the amplifier of the active filter? (9)	
	b.	-	Butterworth response and the second order al. Design a fourth order Butterworth LPF by	

(D) longer time and phase delay

(C) slower roll off rate

f. For a 3-bit flash ADC, the number of comparators required are

cascading two second order prototypes. Take the cut-off frequency as one kilohertz. (7)

- Q.4 a. What are the advantages of switched capacitor filters? Design a switched capacitor integrator for critical frequency of 20 Hz. Assume frequency of clock as 2 KHz. Compare with an RC integrator. (10)
 - b. Find the order of a Chebyshev filter with equiripple passband and following specifications:

(6)

(4)

Passband ripple $\leq 2 dB$;

Passband edge = 1 rad/sec;

Stopband attenuation $\geq 20 \text{ dB}$;

Stopband edge = 1.3 rad/sec.

- Q.5 a. Draw a neat sketch of a 3-bit parallel comparator ADC. What are the reference levels set up for the comparator by the reference voltage divider? Which are the components that limit the conversion time? What type of ICs are recommended for flash converters of 6-bits and UP? (10)
 - b. Briefly explain the operation of an antilog amplifier circuit that uses two OPAMPS. (6)
- Q.6 a. Briefly explain how the speed of a transistor response can be improved by preventing the transistor from going into saturation.(4)
 - b. Comment on the switching speeds in FET devices.
 - c. What are the advantages of CMOS gates? Briefly explain an NMOS two-input NAND gate. Assume that positive logic is intended. What is 'SOS' as used in IC technology? (8)
- Q.7 a. What is TTL? Illustrate the simplest and most elemental form of a TTL gate by a sketch and explain its operation when the input to the gate is 'HIGH' and 'LOW'. What is the main reason for the speed limitation of TTL? How can this be eliminated? (8)
 - b. In what type of applications is the ECL recommended? Justify its suitability in such application. Write the circuit of a 3-input ECL OR/NOR gate and mention its features. What is its logic symbol? (8)
- Q.8 a. Two binary numbers A_2A_1A_0 and B_2B_1B_0 $(A_0 & B_0 : LSB's)$ are to be added. Draw the scheme of a parallel binary adder consisting of half adders and explain its operation. (7)

- b. Explain how an S-R flip-flop can be converted into a J-K flip-flop.
- c. Briefly explain the operation of a 4-to-1 line multiplexer using AND-OR logic. (4)

(5)

- Q.9 a. What is a programmable logic device? Illustrate by a neat sketch the configuration of AND and OR arrays for a PAL with 5 inputs, 8 programmable AND gates, and 4 fixed OR gates.
 - b. List the advantages of a programmable logic device over fixed function ICs. (4)
 - c. Write the basic structure of a sequence generator using a shift register and design a sequence generator to generate the sequence 1101011.
 (6)