DECEMBER 2006

Code: A-09

Subject: ANALOG & DIGITAL ELECTRONICS

Time: 3 Hours Max. Marks: 100

NOTE: There are 9 Questions in all.

• Question 1 is compulsory and carries 20 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.

carrie	s 16 marks.	Questions answer any FIVE Questions. Each question y given, may be suitably assumed and stated.		
Q.1 A.	Choose the correct or b (2x10)	est alternative in the following:		
a.	The unity gain bandwid	The unity gain bandwidth of 741 OPAMP is typically		
	(A) 4 MHz.(C) 6 MHz.	(B) 2 MHz.(D) 1 MHz.		
b.	The conversion time of a dual-slope ADC is typically in the range of			
	(A) 5 to 10 ns. (C) 100 to 200 ns.	(B) 10 to 100 ns. (D) 2 to 3 ns.		
c.	In a transistor switch, the voltage change from base-to-emitter which is adequate to accomplish the switching is only about			
	(A) 0.2 V. (C) 0.1 V.	(B) 0.4 V. (D) 0.5 V.		
d.	Worst case ECL noise margins are approximately			
	(A) 100 mV. (C) 250 mV.	(B) 50 mV. (D) 400 mV.		

- e. A certain multiplexer can switch one of 32 data inputs to its output. How many different inputs does this MUX have?
 - (A) 30 data inputs & 5 select inputs.
 - **(B)** 32 data inputs and 4 select inputs.
 - (C) 32 data inputs and 5 select inputs.

		(D) None of the above.		
	f.	What J-K input condition will alway transition?	s set 'Q' upon the occurrence of the active clock	
		(A) $J = 0, K = 0$ (C) $J = 1, K = 0$	(B) $J = 1$, $K = 1$ (D) $J = 0$, $K = 1$	
	g.	Given a MOD-14 ripple counter using J-K flip-flops. If the clock frequency to the counter is 30 KHz, then the output frequency of the counter will be		
		(A) 2.2 KHz. (C) 2.14 KHz.	(B) 30 KHz. (D) 3.2 KHz.	
Q.1 B.	St	tate True or False		
	h	. The amplifiers in the sample a amplification.	nd hold circuit are used to provide voltage	
		(A) True	(B) False	
	i.	In a Chebyshev filter of odd order, th	e oscillatory curve of the magnitude response does not start from unity	
		(A) True	(B) False	
	j.	The bit storage cells in a RAM, when	n high speed is required make use of a BJT	
		(A) True	(B) False	
			ns out of EIGHT Questions. arries 16 marks.	
Q.2	a	. Which are the important building OPAMP? Comment on the function	g blocks in the architecture of the 741-type of each block. (8)	
	b.	Define the following for an OPAMP (i) Input bias current Briefly describe how the input offs (6)	(ii) Input offset voltage	
	c.		of 0.5V per microsecond. If this is to be used and the maximum undistortion sine wave (2)	

Q.3	a.	What are the advantages of Low-pass active filter and e			of a second order (11)
	b.	Design a unity gain Low-pa Roll off rate = - 40 dB/deca Passband as flat as possible Cut off frequency = 2 KHz,	de	eet the following	specifications:
		dc gain = 5.			(5)
Q.4	a	a. Write the equation for Chebyshev filter with equithe typical magnitude	ripple passband and		band and explain
	b.	Explain how a transistor ca	n be used as a switc	ch to connect and	
		R _{L from}	the	source	(8)
Q.5	a.	What is the advantage of us output? Draw the circuit features?		nottky TTL gate	-
	b.	What are the advantages and	d disadvantages of I	ECL?	(4)
Q.6		What is a full adder? Write	_	truth table of a fu	
Q.6	a.	What is a full adder? Write how a full adder	the schematic and to can be implement	truth table of a furth ented using (11) w the logic circum	ll adder. Describe EX-OR/OR/AND
Q.6 Q.7	a.	What is a full adder? Write how a full adder gates. What do you mean by a	the schematic and to can be implement data selector? Draw es and briefly explai	truth table of a furth ented using (11) w the logic circum its operation.	ll adder. Describe EX-OR/OR/AND ait for a two-input (5)
	a.b.a.	What is a full adder? Write how a full adder gates. What do you mean by a multiplexer using basic gate. What is an ADC? Draw the explain its operation. The parameters of a counter Clock frequency = Comparator threshold Full scale output of DAC input = 10-bit	the schematic and to can be implement that selector? Draw es and briefly explaint the schematic of an Arrive ADC are given 1 MHz, and 10.1 mV, 1 DAC used = 10.23	truth table of a further than the logic circum its operation. ADC that uses a logic than the logic circum its operation.	ll adder. Describe EX-OR/OR/AND hit for a two-input (5) binary counter and
	a.b.a.	What is a full adder? Write how a full adder gates. What do you mean by a multiplexer using basic gate. What is an ADC? Draw the explain its operation. The parameters of a counter Clock frequency = Comparator threshed Full scale output of DAC input = 10-bit Find the following:	the schematic and to can be implement that selector? Draw es and briefly explaint the schematic of an Arrive ADC are given 1 MHz, and 10.1 mV, 1 DAC used = 10.23	truth table of a further dented using (11) we the logic circum its operation. ADC that uses a late (1) n below:	ll adder. Describe EX-OR/OR/AND hit for a two-input (5) binary counter and (0)
	a.b.a.	What is a full adder? Write how a full adder gates. What do you mean by a multiplexer using basic gate. What is an ADC? Draw the explain its operation. The parameters of a counter Clock frequency = Comparator threshed Full scale output of DAC input = 10-bit. Find the following: (i) The digital V. (ii) The conversal of the same of the	the schematic and to can be implement data selector? Draves and briefly explain the schematic of an Act type ADC are give 1 MHz, old = 0.1 mV, and DAC used = 10.23 ts, equivalent obtained	truth table of a further dented using (11) we the logic circum its operation. ADC that uses a legal (1) n below:	ll adder. Describe EX-OR/OR/AND hit for a two-input (5) binary counter and (0)

- Q.8 a. What is a flip-flop (FF)? What are the other names by which it is known? How many outputs a flip-flop has and what are they called? What are the two types of inputs does a clocked FF have? (7)
 - b. What is a shift register? With a neat schematic explain how J-K flip-flops can be arranged to operate as a four-bit shift register. (9)
- **Q.9** a. How are digital circuits employing MOSFETS categorised? Define each one of them and mention their important features. How does CMOS internal circuitry differ from N-MOS? (8)
 - b. What is meant by of the term RAM? What is its meaning? How is it used in computers and what is its major disadvantage? Distinguish between a Static RAM and a Dynamic RAM. (8)