

ENGINEERING & MANAGEMENT EXAMINATIONS, JUNE - 2007 ADVANCED COMPUTER ARCHITECTURE SEMESTER - 4

Time: 3 Hours]	• 1			Full Marks	: 70
		•		[- WILL ITAME 150	

GROUP - A

(Multiple Choice Type Questions)

Circ	oose the correct alternatives for the	following	g:	$10\times1=10$
i)	The number of cycles required to	o comple	te n tasks in a k stage pij	peline is
	a) $k + n - 1$	b)	nk + 1	
	c) <i>k</i>	d)	none of these.	
ii)	A computer with cache access 1000 ns, and a hit ratio of 0.9 p			
	a) 250 ns	b)	200 ns	
	c) 190 ns	d) (none of these.	
	or sparse matrices often en applications?		ed in practical vecto	or processing
	a) Vector-Scalar instruction	b)	Masking instruction	
	a) Vector-Scalar instructionc) Vector-memory instructions		Masking instruction None of these.	
iv)		s d)	None of these.	
iv)	c) Vector-memory instructions	s d) ecture ha	None of these.	
iv)	c) Vector-memory instructions A 4-ary 3-cube hypercube archite	s d) ecture ha	None of these. s h dimension	
iv)	 c) Vector-memory instructions A 4-ary 3-cube hypercube archite a) 3 dimensions wih 4 nodes a 	s d) ecture ha	None of these. s h dimension	
iv)	 c) Vector-memory instructions A 4-ary 3-cube hypercube archite a) 3 dimensions wih 4 nodes b) 4 dimensions with 3 nodes 	s d) ecture ha	None of these. s h dimension	
iv) v)	 c) Vector-memory instructions A 4-ary 3-cube hypercube archite a) 3 dimensions wih 4 nodes b) 4 dimensions with 3 nodes c) both (a) and (b) 	ecture ha along eac along eac	None of these. s h dimension ch dimension	networks ?
	 c) Vector-memory instructions A 4-ary 3-cube hypercube archite a) 3 dimensions wih 4 nodes b) 4 dimensions with 3 nodes c) both (a) and (b) d) none of these. 	ecture ha along eac along eac	None of these. s h dimension ch dimension	networks ?

24485-(V)-B



vi)	The	sider the high speed 40 ns regular memory has an a for CPU to access memor	ccess time		
	a)	52 ns	b)	60 ns	
	c)	70 ns	d)	80 ns.	
vii)		uming a Main memory of s k size of 1 word, the add		•	
•	a)	tag field-6 bits, index fiel	d-9 bits		
	b)	tag field-9 bits, index fiel	d-6 bits		
	c)	tag field-7 bits, index fiel	d-8 bits		
	d)	none of these.	•		
viii)	Ove	rlapped register windows a	re used to	speed-up procedure ca	ll and return in
	a) .	RISC architectures	b)	CISC architectures	
	c)	both (a) and (b)	d)	none of these.	
ix)		seek time of a disk is 30 capacity of each track is 3			
	a)	62 ms	b)	60 ms	
	c)	47 ms	d)	none of these.	
x)	For	two instructions I and J V	VAR hazard	occur, if	
	a)	$R(I) \cap D(J) \neq \emptyset$	b)	$R(I) \cap R(J) \neq \emptyset$	
	c)	$D(I) \cap R(J) \neq \emptyset$	d)	none of these.	
	- - - (*)	G (Short Ansv	ROUP – B wer Type Q	uestions)	
		Answer any	three of the	following.	$3\times 5=15$
Com	pare	superscalar, superpipeline	and super	scalar superpipelined a	rchitecture.
Desc	cribe l	Flynn's classification for pa	rallel comp	outer.	
		the different factors that cate between WAR and RAW			pelined system? 2+3

2.

3.



- Consider the performance of a main memory organization, when a cache miss has occurred as
 - i) 4 clock cycles to send the address
 - ii) 24 clock cycles for the access time per word
 - iii) 4 clock cycles to send a word of data.

Estimate:

- a) The miss penalty for a cache block of 4 words.
- b) The miss penalty for a 4 way interleaved main memory with a cache block of 4 words. $2\frac{1}{2} + 2\frac{1}{2}$
- 6. How do you speed up memory access in case of vector processing? With architecture and timing diagram explain S-access memory organization.

GROUP - C

(Long Answer Type Questions)

Answer any three questions.

 $3 \times 15 = 45$

7. What is a pipeline?

Consider the following reservation table:

	1	2	3	4
S1	х			х
S2		X		
S3			X	

Write down the forbidden latencies and initial collision vector. Draw the state diagram for scheduling the pipeline. Find out the sample and greedy cycle and MAL. If the pipeline clock rate is 25 MHz, then what is the throughput of the pipeline? What are the bounds on MAL? 2 + 2 + 3 + 3 + 2 + 3



- 8. a) Differentiate between multiprocessors and multicomputers based on their structures, resource sharing and inter processor communication.
 - b) With the help of neat sketches, explain the 10 subsystems in case of lightly coupled multiprocessor system.
- 9. a) Compare dynamic connection networks such as multistage interconnection networks and crossbar switch networks in terms of the following characteristics:

Bandwidth and Hardware complexity such as switching, arbitration, wires etc.

- b) Compare between centralized and distributed shared memory architecture.

 Which is the best architecture among them and why?
- 10. a) How does the Cache memory effect the throughput of a computer system?
 - b) Distinguish between Write back and Write through Cache. 4
 - c) What effect does memory bandwidth have on the effective memory access time?
 - d) What is Cache coherence? How can this problem be overcome?
- 11. Write short notes on any three of the following: 3×5
 - a) Array processor
 - b) Power PC
 - c) MMX Technology
 - d) Scalar and Vector processors.