12/31/11 Code: A-20

JUNE 2008

Code: AE13 Subject: COMPUTER ENGINEERING
Time: 3 Hours Max. Marks: 100

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

Q.1	Choose the correct or best alternative in the following:	(2x10)

- a. When several computations are performed concurrently in a computer it is known as
 - (A) Pipelined computers

(B) Array processors

(C) Multiprocessor systems

- (D) Parallel processing
- b. The BCD equivalent of 84 is

(A) 0100 1000 (B) 1000 0100

(C) 1100 0110

- **(D)** 1100 0100
- c. If the 8085 microprocessor instruction MOV C,B takes 5T states to execute and if the system clock frequency is 750kHz, calculate the time the instruction takes to execute
 - (A) 7.77 µsec

(B) 5.55 µsec

(C) 6.66 µsec

- **(D)** 4.44 µsec
- d. A certain SRAM stores 1 Mb. If this chip is organized as X8, it stores the following number of bytes.
 - **(A)** 128 K

(B) 256 K

(C) 64 K

- **(D)** 1280 K
- e. Fusible-link PROM's are said to be
 - (A) Infinite-time programmable
- **(B)** Electrically many time programmable
- (C) Not at all programmable
- **(D)** one-time prorammable
- f. If the address sent by the CPU matches with the address present in the cache then it is said the following as occurred.
 - (A) Miss

(B) Hit

(C) Match

(D) Shot

12/31/11 Code: A-20

g.	If the baud rate is 440, then in 64X mode the $\overline{\tau \times c}$ is equal to							
	(A) 28.16 kHz	(B) 56.14 kHz						
	(C) 16.82 kHz	(D) 32.82 kHz						
	` '							
h.	nultaneously							
	(A) Protected mode	(B) Virtual 8086 mode						
	(C) Safe mode	(D) Physical mode						
i.	i. Programming an EISA interrupt using the following triggering allows that interrupt to be share several devices							
	(A) Edge	(B) Level						
	(C) Low	(D) High						
	(-)	(- <i>)</i>						
j.	The number of devices that ca	an be connected when 8259 are cascaded						
	(A) 8	(B) 64						
	(C) 16	(D) 32						
a.	What is an Array processor? independently?	P Describe its operating principle. Can an array processo (6)	r operate					
b.	What are RISC and CISC pro	ocessors? What is the impact of computers on society?	(6)					
c.	01H, 36H, E5H are received parity, in which of these bytes t	d over a serial data line and if these bytes are encoded uthere is error, if any. (4)	sing even					
a.	Explain the Edit, Assemble, executed by a computer.	Test and debug cycle of a program in source-code fo (6)	rm to be					
b.	Give the major functions of U (2+3)	UNIX kernel and the important features of UNIX shell.						
c.	Give the memory map of an 80	0x86 computer running MS-DOS. (5)						
a.	Draw and explain the 8085 time	ning diagram of the Memory Read Cycle? (8)						
b	Explain Immediate, Regis Microprocessor with an examp (8)	ter, Register Indirect, Based Indexed addressing modes ble for each addressing mode.	of 8086					

Q.2

Q.3

Q.4

12/31/11 Code: A-20

Q.5	a.	Explain about (iv) DIMMs	(i) Static RAM (v) RIMMs	(ii) Dyna	mic RAM	(iii) SIMMs	(8)			
	b.	 (i) How many 128 x 8 RAM chips are needed to produce a memory capacity of 2048 bytes? (ii) How many lines of address bus must be used to access 2048 bytes of RAM? How many of these lines are common to all chips? (iii) How many lines must be decoded for chip select? Specify the size of the decoder. (3+3+2) 								
Q.6								under		
	b.	Write an 8085 initialization program to transfer 256 bytes of data from a peripheral (floppy disk) to memory, starting at 2050H. After the transfer, the DMA operation should be terminated. (8)								
Q.7	a.	Explain the mod	e word, command	l word, status	word format	of 8251 (USAF	RT).	(8)		
	b.	Explain the control word of $8255A$ and write an 8085 microprocessor assembly languages program to read the DIP switches and display the reading from port B at port A and from port C_L at port C_V (Assume your own address decoding logic). (8)								
Q.8	a.	Explain in brief a (i) MIPS micro (ii) CYRIX mic (iii) AMD proce (iv) SUN's Ultra	processors croprocessor ssor				(8)			
	b.	. ,	0386 protected n (8)	node and exp	lain how phys	ical addresses		n this		
Q.9	a.		-	nat are the con	mmands to pro		for mode 0 ope	•		
	b.	Describe plug-a	nd-play ISA and e	explain how p	lug and play w	vorks?	(4)			
	c.	Calculate the tin transfer rate for	ne for one PC bus this bus?	cycle, assum (4)	_	Hz clock frequen	ncy. What is the	data		