DECEMBER 2006

Code: A-13
Subject: COMPUTER ENGINEERING
Time: 3 Hours
Max. Marks: 100

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

(A) All instructions are executed in a single clock cycle.

(C) Large number of instructions with many different addressing modes is

Q.1	Cł	noose the correct or best altern	ative in the following: $(2x10)$		
	a.	The value of $(34)_{16} + (37)_{16}$ is			
		(A) (70) ₁₆	(B) (80) ₁₆		
		(C) (6B) ₁₆	(D) (8A) ₁₆		
	b.	HOLD Pin is used in 8085			
		(A) to reset the processor(C) to introduce wait cycles	(B) to initiate DMA operation(D) to generate an interrupt		
	c. The gray code equivalent of $(1011)_2$ is				
		(A) 1101 (C) 1110	(B) 1010 (D) 1111		
	d.	d. If a program counter contains a number 825 and address part of the instruction contains the the effective address in the relative addressing mode, when an instruction is read from the model of the instruction is read from the model.			
		(A) 849	(B) 850		
		(C) 801	(D) 802		
	e.	e. Thebenchmark is used to measure the string manipulation performance of a computer.			
		(A) Dhrystone	(B) Whetstone		
		(C) Winstone	(D) iCOMP		
	f Which of the following is a characteristic of a CISC processor?				

(B) A small number of general-purpose processor registers.

24,

used.

(D) Each instruction has the same le

- g. A microprocessor chip having a 20-address line can access
 - (A) 64 KB primary storage locations.
 - **(B)** 1000 KB primary storage locations.
 - (C) 16 MB primary storage locations.
 - **(D)** 20 MB primary storage locations.
- h. The memory read operation is performed when
 - (A) Both IO/\overline{M} and \overline{RD} are low
- **(B)** Both IO/\overline{M} and \overline{RD} are high
- **(C)** $\overline{\text{IO}}/\overline{\text{M}}$ is low and $\overline{\text{RD}}$ is high
- **(D)** IO/\overline{M} is high and \overline{RD} are low
- i. In 8253, the programmable interval timer/counter, the control word to read the least significant byte of counter 2 configured in mode 4, binary count is .
 - **(A)** 10011000

(B) 01011000

(C) 10101001

- **(D)** 10011010
- j. 8085 CPU can transfer data serially using
 - (A) Ready pin.

(B) Hold pin.

(C) Trap pin.

(D) SOD pin.

Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.

- **Q.2** a. Differentiate between
 - (i) SIMMs and DIMMs
 - (ii) EPROM and EEPROM
 - (iii) Soft and hard sectored floppies.
 - (iv) Dot matrix and Ink Jet printers.

- **(8)**
- b. What is parallel processing? Explain how an instruction is executed in a non-pipelined processor and a pipelined processor. Give two examples of pipelined processors.

(4)

- c. Convert the following:
 - (i) $(950)_{10} = (?)_{16}$
 - (ii) $(1101.1010)_2 = (?)_{10}$

(4)

- Q.3 a. How is the binary code converted to the gray code? Give the advantages and disadvantages of gray code. (4)
 - b. Represent $(26.45)_{10}$ in a normalized floating point representation for a 32-bit word length.

(4)

	c.	Give the boot sequence of a MS-DOS based 80x	86 computer.	(4)
	d.	Give the important features of UNIX operating sys	stem.	(4)
Q.4	a.	Write an assembly language program to divide and 2502 H with an 8-bit divisor stored in the me H and remainder in 2505 H. (8)		•
		b. What is a subroutine? What is the role of sexample?	stack in a subroutine? Explai	n with the help of an
Q.5	a.	Explain how data is read and written in a SRAM?		(6)
	b.	3 3	hit ratio. How is two-way se	et associative memory
	c.	Design a decoder circuit to interface 64 K SRAN in the address range C0000 H to CFFFF H. (4)	M to 8088 microprocessor. T	he SRAM is mapped
Q.6	a.	Explain the method to display a character on a C (6)	RT screen with the help of a	schematic diagram.
	b.		various set of signals generate (6)	ed by the CPU in these t
	c.	Discuss any two addressing modes used in 8086.	(4)
Q.7	a.	Give the sequence of events that will occur when (6)	one or more interrupt reques	t lines goes active.
	b.	Draw and discuss the block diagram of 8253/82 (5)	54, the programmable interva	al timer/counter.
	c.	Explain how 8254/8253 can be used as a square v 2 KHz square wave with 8254 counter, whose in (5)	•	•
Q.8	a.	Draw the block diagram of INTEL 80486 micro (8)	processor and explain the fur	nctions of each block.
	b.	Differentiate between logical and physical address physical address corresponding to logical address		

stack segment.

Code segment = B3FF0 H, Data Segment = E0000 H Stack segment=5D270 H, Extra segment= 52B90 H (4+4)

Q.9 a. Explain with the help of a block diagram, the architecture of PC/XT based on 8088 microprocessor.

(8)

b. What is an ISA bus? Give its salient features.

(6)

c. The bus slots in a computer operate at 10MHz and are independent of the processor clock. A standard bus cycle requires 2 clock cycles to transfer 32 bits. Calculate the data transfer rate.

(2)