## S.E. (Computer Engineering) (First Sem.) EXAMINATION, 2010 DIGITAL ELECTRONICS AND LOGIC DESIGN (2003 COURSE)

## Time: Three Hours

Maximum Marks: 100

- Answers to the two Sections should be written in separate N.B. :=(i) answer-books.
  - In Section I attempt Question No. 1 or 2, 3 or 4, (ii) 5 or 6 and in Section II attempt Question Nos. 7 or 8, 9 or 10, 11 or 12.
  - Neat diagrams must be arawn wherever necessary. (iii)
  - Figures to the right indicate full marks. (iv)
  - Assume suitable data, in necessary.

- (a) Explain error direction and error correction.
- [6]
- Express the 45 and -116 decimal numbers in :
  - (i) Sign Magnitude form
  - One's Complement and (ii)
  - 's Complement form.

Assume 8 bit word length.

[6]

- Perform  $(-17)_{10}$   $(+27)_{10}$  using the 2's complement lethod. [2]
- Differentiate between Binary Code and Gray Code.

P.T.O.

[4]

2.	(a)	List the procedure to detect and correct error in the	received
	102-3		
Ν.		is Received as 1100110, what is the correct code	
	(b)	List the following Boolean Laws:	fol
		(i) Commutative Laws	S. Stort V
		(ii) Distributive Laws	
		(iii) Associative Laws	
		(iv) Inverse Law.	[6]
	(c)	Perform the following using bindry arithmetic :	[6]
		(i) Multiply $(16)_{10}$ by $(9)_{10}$	
		(ii) Divide $(45)_{10}$ by $(7)_{10}$ .	[0]
	(d)	Explain De Morgan's Theorem using truth tabl	[2]
		example.	
			[4]
3.	(a)	Differentiate between TTL and CMOS w.r.t. :	n." _ I .
		(i) Fan in	
		(ii) Fan out	
			2
		(iii) Propagation per gate  (iii) Propagation delay	
(No.)	usik	The side of the second of the	
	1	(v) Figure of merit	*
		(vi) Power supply voltage.	[6]

	(b) Explain TTL NAND gate with totem pole output. Explain	multi-
A18	emitter transistor in it.	[6]
100	(c) Define the following parameters and give the typical	lues
	of these parameters w.r.t. CMOS logic family :	
	(i) Sourcing Current	
	(ii) Sinking Current.	[4]
		. [4]
9/7/20	In while broad make ful - Organ symmetry	
4. (	(a) What is the drawback of WIRED_OR TTL Gate ? Exlain,	how
ű.	it can be removed usnig TRI_STATE_Gate.	
(b	Define noise margin and figure of merit w.r.t. TTL. Give	[6]
	significance.	
(c	Comment on Power dissipation and propagation delay of	[6]
	L, S and LS 7400 series.	201000
		[4]
<b>5.</b> (a)	Write short notes on :	
	(i) IC 74138	
de to	(ii) IC 74151.•	
(b)		[8]
	adder using IC 7483.	[8]
2		
6. (a)	Or Disjon 16 · 1 MHV	
laul	Uksign 16: 1 MUX using 2: 1 MUX only. Draw truth ta	ble
[3762]-603	and explain design procedure.	[6]
	P.T	.O.

(b) Realize the following logic function in SOP form using Quine-Mc Cluskey method and find all prime implicants :  $F(P, Q, R, S) = \Pi \cdot M(0, 2, 3, 7, 5, 9, 10, 14, 13) \cdot d(1, 4, 8).$ 

## SECTION II

- asynchronous counter. Draw timing MOD-11 Design [8] (a) 7. diagram.
  - Design a Sequence Detector 101 using Moore state m/c. Use (b) D flip-flops.
    - Draw the state diagram (i)
    - Write the state table. (ii)
    - Write Excitation Table for DFF. (iii)
    - Write circuit Excitation Table. (iv)
    - K-maps and simplifications. (v)
    - Draw Logic Circuit diagram.

[10]

Explain race around condition. How can it be avoided ? [4] Give the names of the following IC's:

Or

- - IC 7473
  - IC 7476 (ii)
  - IC 7490 (iii)
  - IC 74373. (iv)

[4]

THE R.	HALLET TO	(i) Draw the state diagram.	
		(ii) Write the state table.	
	Hanis	(iii) Write Excitation Table for JKFF.	
		(iv) Write circuit Excitation Table.	
		(v) K-maps and simplifications.	
	7	(vi) Draw Logic Circuit diagram.	10]
		Mark and the supplied of the s	
9.	(a)	What is RTL ? Explain the following RTL Notations a	nd
(1)	No.	Implementation:	
		(i) Transfer of contents of on Register to the other.	
		(ii) A conditional transfer	
		(iii) Two or more operations at the same time.	[8]
	(b)	Draw the ASM chart for a 3 binary DOWN COUNTER havi	ng
		one enable line E such that :	
		E = 1 (counting enabled), E = 0 (counting disabled).	
		Also draw state diagram.	[4]
831	(c)	Differentiate between concurrent and sequential stateme	nt
		w.r.t. VHDL.	[4]
	-123	7	
	1	Or	
10.	(a)	Explain Structural and Behavioural modeling of VHDL.	[4]
[376	2]-603	5 P.T.	0.
			1200

Design a Sequence Generator 1100010 using JKFFs.

10	(b)	Explain, in detail, ASM technique of designing the seque	entia
		circuit using MUX controlled method. How does it differ	from
		conventional flow chart ?	[8]
	(c)	Explain process statement using syntax and one example	[4]
		andel control of dispusa on W was I	7
11.	(a)	Implement the following functions using PLA	4
		$A(P, Q, R) = \Sigma m(0, 1, 6, 7)$	
		$B(P, Q, R) = \Sigma m(1, 2, 4, 6)$	
	radi/)	$C(P, Q, R) = \Sigma m(2, 6).$	[8]
	(b)	Write a short note on Xilinx XC 4000 FPGA family.	[4]
	(c)	Explain difference between PNA and PAL.	[4]
		the second secon	
		South tribute and Mile has Or of the last the last the last	
12.	(a)	Draw and explain block hagram of CPLD.	[6]
	(b)	How can we expand he PLA capacity for ;	
		(i) Number of sutputs	
4		(ii) Number of product terms.	[6]
	(c)	Draw and explain Configurable PAL.	[4]
	4	week ville the second of the s	
a.P.	7	Security Security and Description of the security of the secur	91