


- N.B. (1) Question No. 1 is compulsory.
(2) Attempt any four questions from remaining.
(3) Figures to the right indicate full marks.
(4) Assume additional data wherever necessary.


1. Solve any four of the following :—

20

- (a) n-channel, CS, JFET amplifier with self-biased circuit configuration with R_S bypassed is desired to bias for zero drain current drift. If $R_D = 10 \text{ K}\Omega$, $V_P = -2.0 \text{ V}$, $g_{m0} = 1.6 \text{ mAV}$ and $I_{DSS} = 1.65 \text{ mA}$. Find —
(i) I_D for zero drift, (ii) V_{GS} , (iii) R_S , (iv) A_V .
Assume $V_{DD} = 24 \text{ V}$.
- (b) The cut-in voltage for each diode is 0.6 V. Determine V_1 and V_2 and each diode current if $R_1 = 2 \text{ K}\Omega$, $R_2 = 6 \Omega$, $R_3 = 2 \text{ K}\Omega$.






- (c) Compare common base, common collector and common emitter BJT amplifiers.
(d)



For the given network find V_o if V_i is 20 V P-P, square wave, 1 kHz waveform.


- (e) Determine R_B and R_C for the transistor inverter if $I_{C \text{ sat}} = 10 \text{ mA}$.



- (f) Compare 'L' and 'C' filter.

- a) Answer the following questions about the circuit shown :—


10




- (i) What happens to the voltage V_C if resistor R_D is open.
- (ii) What should happen to V_{CE} if β increases due to temperature.
- (iii) How will V_E be affected when R_E is replaced with one whose resistance is at the lower end of the tolerance range?
- (iv) If transistor collector connection becomes open, what will happen to V_E ?
- (v) What might cause V_{CE} to become nearly 18 V.

(b) For the given circuit find :—

- (i) Determine Z_i , Z_o and A_v no load
- (ii) A_v with load
- (iii) A_v .




3. (a) Determine I_{DQ} , V_{GSQ} and V_{DS} for the network shown :—



2N4351
 $V_{GS(TH)} = 5V$
 $I_{D(on)} = 3mA$
 at $V_{GS(on)} = 10V$.

Use graphical method.

- (b) Determine Z_i , Z_o and V_o if $V_i = 0.1mV$ repeat the same if $r_d = 25K\Omega$.



Design a single stage CS JFET amplifier using Potential Divider Biasing for the following specifications :— 20

$$V_o = 2 \text{ V}, f_L = 20 \text{ Hz}$$

$$I_D = 3.3 \pm 0.6 \text{ mA}$$

$$|A_v| = 11$$

Use BFW11.


Calculate R_i , R_o and $V_{o(\max)}$ for the designed amplifier.

Design a single stage CE BJT amplifier using BC147A to satisfy the following specifications :— 20

$$|A_v| \geq 120, S_{I_{CO}} \leq 8, V_{CC} = 24 \text{ V}, R_L = 10 \text{ K}\Omega, f_L > 10 \text{ Hz}, I_{CO} = 3 \text{ mA}.$$


Estimate R_i and R_o of designed amplifier. If $R_i \geq 3 \text{ K}\Omega$ is new specification then suggest suitable modifications in above design. What sacrifices you have made? Calculate that.

a) For the Cascade amplifier shown calculate input impedance, output impedance, voltage gain 14
and resulting output voltage if $V_i = 1 \text{ mV}$ sine wave of 2 KHz.



Determine R_C , R_E and R_B if the specifications for the given circuit is —

$$I_{CQ} = \frac{1}{2} I_{C(sat.)}, V_{CC} = 28 \text{ V}, V_C = 18 \text{ V}, I_{C(sat)} = 8 \text{ mA}, B = 110.$$



Write short notes on any four of the following :—

- 1. Various biasing schemes for E-MOSFET
- 2. Solar Cells : Working, characteristics and applications
- 3. Transistor as a constant current source
- 4. Clipping circuits : Working and waveforms
- 5. Hybrid equivalent circuit of a BJT
- 6. Semiconductor Diode : Construction, working and special features, V-I characteristics.