

5.	(a) Draw J –	- K flip /flop using NAND gates only and	explain RACE ARROUN	D
	CONDI	TION.	(6)	٠.
		Characteristics table for S-R flip/flop, C citation table.	haracteristics equation, (6)	
	© Explain	with neat diagram interfacing of TTL wit	h CMOS and vice versa.	(8)
5.	(a) for the t	wo functions of four variables,	(10)	. h
	$F(W,X,Y,Z) = \Sigma m (5, 8, 9,12, 13)$			
	F (W,X,	Y,Z) = $\Sigma m (1,3,5,8,9,11)$		
	Impleme	nt it with (i) PLA (ii) PAL		
	(b) Using C	Controlled Invertor Logic, design adder/s	subtractor cct. For 4 bits. ((10)
7.	(a) Explain	Two i/p TTL Nor gate and draw the cct	. (10)	
	(b) Write s	hort notes on (any two):	(10)	
	(i)	universal Gates		
	(ii)	ALU		
	(iii)	Parity Generator		
	(iv)	Self Complementing Code.		