s.E. (cmpn & I.T.) sem 3 (Rev.) Digital Logic Design & Application 15/12/07

Con. 5133-07.

(REVISED COURSE)

(3 Hours) Total Marks: 100 (b) Using Ouine McCluskey Method, de N.B.(1) Question No. 1 is compulsory. (2) Attempt any four questions out of the remaining six questions. (3) Assume suitable additional data if required. (a) Fill in the blanks :-5 (i) A number in any number system can be represented by the following equation 15 years. Design and in (b) Design and implement two 2 bit multiplier circuit The excess 3 code is While adding two BCD numbers, if the sum gives an invalid BCD code, then to make it valid Two's complement of a numer is (iv) Eight bits make a and four bits make a (b) Consider the MN FF as shown. Obtain its characteristic table, characteristic equation and excitation table. Design mod 13 asynch onou (c) Carry out following arithmatic without converting to any other base. (ii) $(756)_9$ Mu avala valesM (i) (B 6 A)₁₆ × (53)₉ -(2 F E)₁₆ (d) A seven bit Hamming Code is received as 1000010. Correct it for any errors. Why Hamming 4 Code is called as error correcting code? Justify. (e) Subtract (365)₈ from (173)₈. Use 8's complement addition to perform subtraction. 2 (a) Simplify using Boolean Theorems and implement using AOI gates only. 10 (i) $\left[(C + \overline{C}D)(C + \overline{C}\overline{D}) \right] \left[(AB + \overline{A}\overline{B}) + (A \oplus B) \right]$ (ii) $AB + AB + (A+B) \cdot (A+B)$

 $Y = (A + B + \overline{C} + \overline{D}) \cdot (\overline{A} + C + \overline{D}) \cdot (\overline{B} + C) \cdot (\overline{B} + \overline{C}) \cdot (A + \overline{B}) (\overline{B} + \overline{D})$

3

3

4

- (i) Express in std POS form
- (ii) Draw K map for the equation.

(b) Given the logical expression—

(iii) Minimize and realise using NOR gates only.

3.	(a)	Realise <u>FULL Subtractor</u> circuit using 4:1 <u>Multiplexer</u> and 3L:8L <u>Decoder</u> . [Active high I/p and Active low O/p decoder]	10
	(b)		10
		$F(A, B, C, D, E, F, G) = \Sigma m (20, 28, 38, 39, 52, 60, 102, 103, 127)$	
4.	(a)	The state of the s	10
		The following criterias are applied. The candidate should be a member of the society for a minimum period of 12 years. A male candidate should have a professional experience of	
		20 years or more. A female candidate will be eligible if she has an experience of	
		15 years. Design and implement the above circuit.	40
	(b)	Design and implement two 2 bit multiplier circuit.	10
5.	(a)	For synchronous sequence counter with sequence $2-6-5-3-1-0-2$	
		(i) Give present state/next state table	2
		(ii) Write state transition table using D flip-flops.	3
		(iii) Simplify and realize the circuit. Draw state diagram.	5
		(iv) If the counter enters any unused state will it go to lockout condition. Justify.	2
	(b)	Draw neat diagram of two I/p TTL NAND gate and explain its operation.	8
6.	(a)	What is Shift Register? Explain 4 bit bi-directional shift register.	10
	(b)	Design mod 13 asynchronous down counter. What is glitch problem? How to avoid glitch?	10
7.	(a)	What is Multiplexer? Implement $F = \pi M(0, 1, 4, 5, 7, 11, 14)$ using 16:1 multiplexer.	8
	(b)	Write short notes on [any two]	12
		(i) Master slave JK flip-flop	
		(ii) 74180 parity generator and checker	
		(iii) PAL and PLA.	