S.E. (E&TC/Electronics) (I Sem.) EXAMINATION, 2010

DIGITAL LOGIC DESIGN

(2008 COURSE)

Time: Three Hours

Maximum Marks: 100

- N.B. :- (i) Answers to the two Sections should be written in separate answer-books.
 - Neat diagrams must be drawn wherever necessary. (ii)
 - Figures to the right indicate full marks. (iii)
 - Assume suitable data, if necessary.
 - Q. No. 1 or Q. No. 2, Q. No. 3 In Section I: Attempt or Q. No. 4, Q. No. 5 or Q. No. 6. In Section II: Attempt Q. No. 7 or Q. No. 8, Q. No. 9 or Q. No. 16, Q. No. 11 or Q. No. 12.

the following Boolean function by using a Quine-McClusky

 $F(A, B, C, D) = \Sigma m(0, 2, 3, 6, 7, 8, 10, 12, 13).$ [10]

P.T.O.

(<i>b</i>)	Why is Gray code used for labelling the cells of K-map. [4]	
(c)	Write a short note on ALU. [4]	
		Or .	
. (a	ı)	Design a logic circuit which has three inputs 3, C and	
		gives a high output when majority of input it high. [6]	
(1	b)	Draw logic circuit of a 4:1 multiplexer and explain its working. [6]	
(,	c)	Design a full adder using 3: 8 decoder and NAND gates. [6]	
3. '((a)	Explain the difference between combinational and sequential	
	*	circuits.	
		Also convert JK Flip Flip into D flip-flop and T flip-flop. [8]	
	(b)	Design and implement a mod-10 asynchronous counter using	
		T Flip-Flops. [8]	
		Or	
4.	(a)	Explain the operation of a master-slave JK Flip-Flop and show	7
		Now the race around condition is eliminated in it. [6]]
1	4	Design mod-6 synchronous counter using JK Flip-Flops and	1
	7	implement it.	[]
[3762	2]-14	14 2	

	(c)	Explain how shift registers are used as:	
		(i) Serial to parallel converter	
		(ii) Parallel to serial converter.	[4]
5.	(a)	Describe different modelling styles of VHDL with uital	ble
		examples.	[8]
	(b)	Write a VHDL code to design a BCD to seven segment decod	ler
		for a single digit LED display.	[8]
		Or S	
6.	(a)	Explain different classes of data objects in VHDL with examp	ole
		for each.	[8]
	(b)	Explain the following statements used in VHDL with suitab	ole
		example :	
		(i) Process	
		(ii) If	2
		(iti) With select	
		(iv) Wait,	8]
IOTA.	01 4 4 4		

SECTION II

7.	(a)	Draw and explain block diagram of Mealy and Moore machine. [6]
	(b)	Write short notes on :
	3 4	(i) State diagram
(mar)		(ii) State table
		(iii) State reduction
		(iv) State assignment. [8]
4	(c)	What does the word 'Finite' signify in the terms finite state
		machine ?
		State advantages and disadvantages of a finite state machine. [4]
		Critical Contraction of the Cont
8.	(~)	Design a sequential circuit using Mealy machine for detecting
0.	(a)	Design a sequential circuit using Mealy machine for detecting
		overlapping sequence 1101. Use JK Flip-flops. [8]
	(b)	Explain ASM chart notations in detail. [6]
	(c)	What is the difference between conventional flow charts and
		ASM Charts ? [4]
9.	(a)	With the help of neat circuit diagram explain the working
	1	(i) A two-input TTL NAND gate
	3	(ii) A two-input CMOS NOR gate. [10]
1376	21-144	

What is meant by open collector output of TTL gate? What is its utility? Draw the circuit showing open collector output and pull up resistor. Or Manual of Explain the following characteristics of TTL logic families (a) (i) Power dissipation (ii) Noise margin (iii) Propagation delay (iv) Fan out. [8] Describe what happens to each of the following CMOS (b) characteristics as $V_{\rm DD}$ is increased : (i) Noise margin (ii) Power dissipatio (iii) Switching speed And in which applications is CMOS ideally suited ? [8] 11. State various characteristics of memory devices and explain ef any two. [6]

10.

(b) A combinational circuit is defined by the function:

$$F_1(A, B, C) = \Sigma m(1, 5, 7)$$

$$F_0(A, B, C) = \Sigma m(5, 6, 7)$$

Implement the circuit with a PLA.

- (c) Give the comparison between PROM, PLA and (A) [4
- 12. (a) Differentiate between static and dynamic RAM. Draw circuits of one cell of each and explain its working. [8]

Or

- (b) Obtain a 2048 × 8 memory using 256 × 8 memory chips. [6]
- (c) Distinguish between volatile and non-volatile memories. [2]