B.E (Etox) sem 7 (Rev). Elective I - Microcomputer system Design: 28/12/07

Con/5654-07.

(REVISED COURSE)

CD-7107

	(3 Hours) [Total Marks: 100	
(2	Question No. 1 is compulsory. Attempt any four questions out of remaining six questions. Assume suitable data if required. Draw neat diagrams wherever necessary.	
1.a) b) c) d) e)	What is reflected wave switching? Explain instruction pairing rules for Pentium processor What is the difference between selection and reselection phases in SCSI? What are the functions of D1 stage of Pentium processor pipeline? Explain what is hidden bus arbitration in PCI bus.	04 04 04 04
2.a)	Draw state diagram of Pentium Bus cycles. Explain each state and its transition.	12
b)	What are special cycles in Pentium processor?	08
3.a)	Explain with a neat diagram data bus steering logic for 8 and 16 bit devices	10
b)	in Pentium processors Explain code cache organization of Pentium Processor and also explain what is split line access?	10
4.a)	Explain with the neat block diagram show the configuration of all components of PC and their respective connections. (CPU, PCI bus,	10
b)	Memory, Peripherals, ISA bus must be shown) Explain following PCI signals SDONE, SBO, STOP#, IDSEL#, DEVSEL# (#: these signals are active low signals)	10
.5.a)	Explain following terms of USB bus Host Controller and its functions	10
5. b)	Different types of data transfers Explain how interrupts are routed in PCI bus? Explain with Suitable example.	10
6.a) b)	Explain Register model of IDE Explain following signals in SCSI	06 08
c)	ATN, MSG, BSY, SEL Explain what is CHS addressing and LBA addressing in IDE.	06
7.	Write Short notes on (Any Four) 1. System Management mode of Pentium Processor 2. Central resources for PCI based devices	20

3. Zone Bit Recording

4. Branch prediction Logic in Pentium

5. Interrupt acknowledge transaction in PCI