SATHYABAMA UNIVERSITY

(Established under section 3 of UGC Act, 1956)

Course & Branch: B.E - EIE	
Title of the paper: Digital Logic Theory and Design	
Semester: III	Max. Marks: 80
Sub.Code: 6C0065 (2006/2007)	Time: 3 Hours
Date: 07-11-2008	Session: FN

PART – A Answer All the Questions (10 x 2 = 20)

- 1. Convert 1110011 into hexadecimal through octal.
- 2. Prove that A + B A + B, using Boolean algebra.
- 3. Write down fan in and fan out of a standard TTL IC.
- 4. Realize f = A'B + AB' using minimum universal gates.
- 5. Represent a Half adder in block diagram form and also its logic implementation.
- 6. Define Priority Encoder.
- 7. What is the drawback of SR FF? How is this minimized?
- 8. Define Synchronous counter.
- 9. What is race?
- 10. Define equivalence of two states in Asynchronous sequential circuits.

PART - B (5 x 12 = 60)

Answer All the Questions

11. Reduce the following function using K map F= ABC'+ A'B'C + ABC + AB' C and realize using NAND gates only.
(or)

- 12. List out any four basic rules that are used in Boolean algebra expressions and also explain the basic laws of Boolean algebra with sample.
- 13. Explain the working of HTL Gate and obtain its noise margin value.

(or)

14. (a) Implement the expressions (b) AP + PCD + FECH

(ii) (A + B) (C+D+E) (F+G+H+I) with logic gates

(b) Implement the following function using a quad 2-input NOR gates. F = (A'B+C).D'

15. Obtain the PLA program table with only seven product terms for a BCD to Excess 3 code converter. Also give the fuse map.

(or)

16. (a) Realize S(x,y,z) = Σ(1,2,4,5) using an appropriate decoder and an external logic gate.
(b) Construct a 5 x 32 decoder with four 3 x 5 decoders and a 2x4

(b) Construct a 5 x 32 decoder with four 3 x 5 decoders and a 2x4 decoder use block diagrams.

17. (a) Draw a Four bit serial in serial out shift register and explain.(b) Draw the Eight bit serial in parallel out Shift register and explain its operation.

(or)

- (a) Draw the logic diagram for a master slave JK FF and explain.
 (b) Draw the 4 bit Johnson counter.
 (4)
- 19. Define Sequential circuit and illustrate mixed operating mode sequential circuit model.

(or)

- 20. Define the following terms.
 - (a) Critical race
 - (b) Non Critical race
 - (c) Hazard
 - (d) Flow table
 - (e) Static and Dynamic essential hazards.

⁽i) AB + BCD + EFGH