

ENGINEERING & MANAGEMENT EXAMINATIONS, JUNE - 2007 COMPUTER ARCHITECTURE & ORGANIZATION SEMESTER - 4

| - | | | | |
|------|-----------|---|--|----------------|
| Time | : 3 Hours | 1 | | Full Marks: 70 |

| | | (Multiple Choi | се Туре | Questions) | |
|------|--|--|------------|--------------------------|-------------------|
| Cho | ose th | ne correct alternatives for the | followir. | g: | 10 × 1 = 10 |
| 1) | 5 1 | h 2's complement representa the data bus of an 8 bit micr | | | in be represented |
| | a) | - 128 to + 127 | b) | - 128 to + 128 | |
| • | c) | - 127 to + 128 | d) | - 256 to + 128. | |
| ti) | Boo | oth's algorithm for computer a | arithmeti | c is used for | |
| | a) multiplication of number in sign magnitude form | | | | |
| | b) | multiplication of number in | ı 2's com | plement form | |
| | c) | division of number in sign | magnitu | de form | |
| • | d) | division of number in 2's c | ompleme | ent form. | |
| iii) | Mic | ro instructions are kept in | | | |
| | a) | Main memory | b) | Control store | |
| | c) | Cache | d) | none of these. | |
| iv) | Wh | at is the 2's complement repr | esentatio | on of – 24 in a 16-bit m | icrocomputer? |
| | a) | 0000 0000 0001 1000 | b) | 1111 1111 1110 10 | 00 |
| | c) | 1111 1111 1110 0111 | d) | 0001 0001 1111 00 | 011. |

| - | | | | |
|-----|--------------------|--------------|------------|---|
| CS, | /B.TECH(IT/ECE/EII | C/EEE)/SEM-4 | /C8-404/07 | 4 |

| | 4000 |
|---|--------|
| | |
| | |
| | 19/10 |
| | |
| | IN |
| | /e/ \ |
| _ | |
| | X/TioY |
| | ~ 302 |

| V) | ASS | octative memory is a | | |
|---------------------------------------|------------|-------------------------------------|------------|--|
| | a) | Pointer addressable memory | b) | Very cheap memory |
| 1 - 4 | c) | Content addressable memory | d) | Slow memory. |
| vi) | The | principle of locality justifies the | use o | |
| | a) | Interrupts | b) | Polling |
| | c) | DMA | d) | Cache Memory. |
| vii) | In a | microprocessor the address of | the ne | ext instruction to be executed is stored |
| | in | | | |
| | a) | stack pointer | b) | address latch |
| | c) | program counter | d) | general purpose register. |
| viii) | A sy | stem has 48 bit virtual address | , 36 b | it physical address and 128 MB main |
| | men | nory; how many virtual and phys | sical p | ages can the address spaces support? |
| | a) | 2 36, 2 24 | b) | 2 ¹² , 2 ³⁶ |
| | c) | 2 24, 2 34 | d) | 2 34, 2 36. |
| ix) | The | basic principle of the von Neuma | ann co | emputer is |
| | a) | storing program and data in se | parate | memory |
| | b) | using pipeline concept | | |
| , , , , , , , , , , , , , , , , , , , | c) | storing both program and data | in the | same memory |
| | d) | using a large number of registe | ers. | |
| x) | Phys | ical memory, broken down into | groups | s of equal size, is called |
| : | a) . | Page | b) | Tag |
| | c) | Block | d) | Index. |
| 92-(11 | ()-B | | <u>.</u> | |

24492-(II)-B



GROUP - B

(Short Answer Type Questions)

Answer any three of the following.

 $3 \times 5 = 15$

- 2. What is virtual memory? Why is it called virtual? Write the advantage of virtual memory.
- 3. What is meant by parallel processing? What is the basic objective of parallel processing?
- 4. What do you mean by instruction cycle, machine cycle and T states?
- 5. Distinguish between vectored interrupt and non-vectored interrupt.
- 6. Compare RISC with CISC.

GROUP - C

(Long Answer Type Questions)

Answer any three questions.

 $3 \times 15 = 45$

- 7. a) What is pipelining?
 - b) What are speedup, throughput and efficiency of a pipelined architecture?
 - c) Describe pipeline hazards.
 - d) Compare between centralized and distributed architecture. Which is the best architecture among them and why? 2 + 3 + 5 + 3 + 2
- 8. a) What is meant by DMA? Why is it useful? Briefly explain with suitable diagram, the DMA operation in association with CPU.
 - b) Draw the schematic diagram for daisy chain polling arrangement in case of vectored interrupt for three devices. 2 + 2 + 6 + 5
- 9. a) Discuss the principle of carry look ahead adder and design a 4-bit CLA adder and estimate the speed enhancement with respect to ripple carry adder.
 - b) Briefly state the relative advantages and disadvantages of parallel adder over serial adder.
 - c) X = (A + B) XC

Write down the zero address, one address, three address instructions for the expression. 4 + 3 + 2 + 6

24492-(II)-B

CO/B.TECHIT/ECE/EIE/EEE)/SEM-4/CS-404/07



}

- 10. a) Why do we require memory hierarchy? Show the memory hierarchy diagram indicating the speed and cost.
 - b) Distinguish between SRAM and DRAM.
 - c) How many 256X4 RAM chips are needed to provide a memory capacity of 2048 bytes? Show also the corresponding interconnection diagram.
 - d) A disk drive has 20 sectors / track, 4000 bytes / sector, 8 surfaces all together. Outer diameter of the disk is 12 cm and inner diameter is 4 cm. Intertrack space is 0.1 mm. What is the no. of tracks, storage capacity of the disk drive and data transfer will be there from each surface? The disk rotates at 3600 rpm.

 (2+1)+3+(2+2)+5
- 11. a) Explain Booth's Algorithm. Apply Booth's algorithm to multiply the two numbers $(+14)_{10}$ and $(-12)_{10}$. Assume the multiplier and multiplicand to be of 5 bits each.
 - b) Give the flowchart for division of two binary numbers and explain. 10 + 5