4/7/12 Code: A-20

AMIETE - CS/IT (OLD SCHEME)

Code: AC07 / AT07 Time: 3 Hours		/ AT07	Subject: COMPUTER ARCHITECT		CHITECTURE		
		rs	ß	Max. Marks: 100			
Que ansOut	estion swer bo t of the	1 is compook supplie remainin	ied and nowhere els ig EIGHT Question				
Q.1	Choo	se the co	rrect or the best alt	ernative in the following:	(2 10)		
	A A A B C	R=001000	011 BR=0010 ion of following sequ aR ER	R contain the following values initially: 00011 CR=00011101 ence of micro-operations			
	-	A) 011010 C) 011010		(B) 01101001 (D) 01001001			
	`			art of instruction cycle?			
	(4	A) Fetch p C) Wait Pl	hase	(B) Decode phase (D) Execute phase			
	A N N	he followin DD R1 10V R1, 1UL R3 DUT 03H	g segment of instructi R2	ions belong to			
	(l) (l)	B) Accum C) Stack 7	I Register Organization I Register Organization II Register Type CPU Ition not sufficient to a				
	d. V	Which pair of values represents -51 ₁₀ in 8 bit 2's complement and signed magnitude respectively?					
	,	•	101, 00011011 01, 00011011	(B) 11100001, 10011011 (D) 11001101, 10110011			
		While comparing static and dynamic RAM for the packing density (representing number of storage cells per unit area feature, one finds					
	(B) it is mo	me in both. ore in case of static R ore in case of dynamic				

(D) all the above are possible

4/7/12 Code: A-20

	f.	Arrange the following memory in order of their increasing access time i.e. the memory with lowest access time first and the memory with highest access time last								
		(i) CPU registers	(ii) RAM							
		(iii) Hard disk	(iv) Cache Memory							
		(m) Third dank	(ii) Eache Memory							
		(A) (i), (ii), (iii), (iv)	(B) (iii), (i), (ii), (iv)							
		(C) (i), (iii), (iv), (ii)	(D) (i), (iv), (ii), (iii)							
	g.	The address to the next instruction	lies in							
		(A) Program Counter	(B) Instruction Register							
		(C) Memory Buffer Register	(D) Accumulator register							
		A CPU has 20 bit address bus connected to a 16 bit wide memory through a data bus of same width. The total volume of addressable memory available to the CPU is (A) (B) (D) 8 mega byte								
			(D) o mega byte							
	i. How many memory chips of are needed to build a memory capacity of ?									
		(A) 64	(B) 16							
		(C) 32	(D) none of these							
	 j. Let A and B be the two Boolean variables with representing complement of A. Then the Boolean variables with A sequivalent to (A) A+B (B) AB 									
		(C) A+BA	(D) none of the above							
	Answer any FIVE Questions out of EIGHT Questions. Each question carries 16 marks.									
Q.2	a.	Solve the following Boolean function	on using Karnaugh map.	(4)						
		$F(A,B,C,D)=\sum (0,1,4,5,8,11,13)$								
	b.	Write a short note on virtual memo	ory organization.	(8)						
		c. Construct a 16-to-1-line multi-diagram only). (4	•	multiplexers and a 1: 2 line decoder. (Draw block						
Q.3	a.	Design a 8 bit bus system to read of selection lines and draw multiplexers. (8)	w the function table. S	it registers A, B, C and D. Use appropriate number Show the block diagram making use of						
		b. Identify the memory of (i) $R1 \leftarrow M[AR]$	peration (read/ write) involve (2)	ed in following transfer statements .						

iete-elan.ac.in/qpjun10/AC07.htm

4/7/12 Code: A-20

(ii)	M	[AR]	l ←	R2
\Щ,	111		_	1\4

- c. Draw a block diagram to represent the following conditional statement if (P = 1) then $(R2 \leftarrow R1)$ else if (Q=1) then $(R3 \leftarrow R1)$.
- Q.4 a. Describe the concept of an instruction cycle. Explain the various phases involved in the instruction cycle.

 (6)
 - b. Describe the concept of interrupt I/O. Explain under what conditions the interrupt I/O is useful. Describe how the interrupt cycle is executed. (6)

(6)

(6)

- c. Compute 81_{10} - 119_{10} using 8 bit 2's complement arithmetic. (4)
- Q.5 a. Write program segments in assembly language to evaluate the following arithmetic statement: (10)

$$X=(A*B)+(C*D)+(E*F)$$

Assuming that the CPU given is of the type

- (i) Single accumulator organization
- (ii) Stack organization
- b. What is an addressing mode? Describe following addressing modes with an example for each (6)
- (i) Immediate addressing modes
- (ii) Register addressing mode
- (iii) Register indirect addressing mode
- **Q.6** a. Explain briefly how interrupts are handled.
 - b. Describe the address sequencing in micro-programmed control unit with the help of suitable diagram. (10)
 - Q.7 a. Multiply 101111₂ with 111001₂ using Booth's algorithm where both numbers are positive.

 (6)
 - b. Explain how data transfer takes place using a DMA processor. Describe with the help of suitable block diagram. (10)
 - Q.8 a. A digital computer has a memory unit of 1M 16 and a cache memory of 4K words. The cache uses direct mapping with a block size of eight words. How many bits are there in the tag, index, block and word field of address format? How many blocks can the cache accommodate? Also show the cache organization.
 - b. An address space is specified by 24 bits and the corresponding memory space by 16 bits. How many words are there in address space and how many in memory space? If a page contains 2K words, how many pages and blocks are there in the system?

 (6)
 - Q.9 a. Make a block diagram of associative memory and explain its working. (8)
 - b. With the help of a neat diagram explain how priority interrupts can be implemented using priority encoder. (8)