

- i. Arithmetic shift right operation on $(-22)_{10}$ results
- (A) $(1110101)_2$. (B) $(1101010)_2$.
 (C) $(101010)_2$. (D) $(111011)_2$.
- j. In direct mapping technique, if the main memory is of 64 K words and cache memory is of 1 K words, than there will be
- (A) 6 tag bits & 9 index bits. (B) 10 index bits & 6 tag bits.
 (C) 10 tag bits & 6 index bits. (D) 6 index bits & 9 tag bits.

Answer any FIVE Questions out of EIGHT Questions.
Each question carries 16 marks.

- Q.2** a. Design a sequential circuit, (with parallel load) whose function table is given below:- (10)

<u>Clock</u>	<u>Load</u>	<u>Clear</u>	<u>Increment</u>	<u>Operation</u>
↑	0	0	0	No change
↑	0	0	1	Increment the count by 1.
↑	1	0	×	Parallel load.
↑	×	1	×	Clear the o/p

Use JK Flip-Flop and design the circuit for three bits only.

- b. What is excitation table? Give the excitation table for JK and SR flip-flop. (2+2+2)

- Q.3** a. Discuss different methods used for re-presenting signed number. If we want to represent $(-18)_{10}$ in these methods, give the representation. Also state that how $(-18)_{10}$ can be represented in BCD. (8)

- b. With help of common bus configuration, realise a hardware circuit to implement the register transfer statements of fetch cycle. (8)

- Q.4** a. What is the significance of Branch & Save Return Address (BSA) instruction? Write the Micro-operation required to be performed when BSA instruction is executed. (2+2)

- b. An register B has the control function for load, clear and increment operation are given below:-

$$LD(B) = \bar{P}T_0 + PT_2 + \bar{Q}\bar{S}T_3$$

$$CLR(B) = \bar{P}T_1 + \bar{P}\bar{Q}T_3$$

$$INR(B) = \bar{S}T_3$$

Where P, Q, S are control variables and T_0, T_1, \dots, T_3 are timing sequences. Draw the control gate circuitry for register B. (6)

- c. Explain the function of Address register, Stack pointer Program counter and Accumulator. (6)

- Q.5** a. State the classification of computer based on Instruction format. Write a program to evaluate $x = \frac{P}{Q}(R + S - PQ)$ in each case. (10)

b. What is the advantage of Program interrupt? How it is to be implemented, in a computer system.

(6)

Q.6 a. Design the microcode logic to generate the control signals for the relatively simple CPU having following:-

<u>Instruction</u>	<u>Instruction code</u>
AND B	1000 1000
OR B	1000 1001
XOR B	1000 1010
ADD B	1000 1100
SUB B	1000 1111

The above instructions have their usual meaning.

(8)

b. Show the contents of the register E, A, Q & SC during the process of a division of $(10100011)_2$ by $(1011)_2$ using restoring algorithm.

(8)

Q.7 a. Discuss the salient features of Asynchronous and Synchronous serial data transfer techniques.

(8)

b. With neat block diagram discuss the working of content addressable memory unit.

(8)

Q.8 a. A computer system has an associative cache. CPU accesses the following locations in the order shown:-

[A, B, C, A, D, B, E, F, A, C, D, B, G, C₂, H, I, A, B]

The cache memory consist of 8 words. The cache access time and main memory access time is 20 ns & 60 ns respectively. Calculate the hit ratio and its average access time. Assume FIFO replacement policy.

(8)

b. Discuss page fault and page replacement policies of a virtual memory system.

(8)

Q.9 Write short notes on the following (Any **TWO**):-

(i) FIFO Buffer.

(ii) Microprogram sequencer.

(iii) MicroInstruction formats.

(8 × 2 = 16)