4/7/12 Code: AC07

Code: AC07/AT07
Time: 3 Hours

Subject: COMPUTER ARCHITECTURE Max. Marks: 100

DECEMBER 2007

NOTE: There are 9 Questions in all.

• Question 1 is compulsory and carries 20 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.

• Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.

Choose the	correct or best altern	ative in the following:	(2x10)		
a. Dynamic	e RAM consumes	Power and	than the Static RAM.		
(A) mor (C) less	re, faster , slower	(B) more, slower(D) less, faster			
b. The flag	<u>Progra</u> SUB A	<u>m</u> A B, (01) _H	by 8085 microprocessor shall be		
(A) (54	Эн	(B) $(44)_{H}$			
(C) (45	Эн	(D) $(55)_{H}$			
c. Which fla	ag of the 8085's flag reg	gister is not accessible to progr	rammer directly?		
(A) Zer	o flag	(B) Carry flag			
	ciliary carry flag	(D) Parity flag			
d. Cache memory works on the Principle		inciple of			
	ality of data.	(B) Locality of referen			
(C) Loc	cality of memory	(D) Locality of referen	nce & memory.		
e. Which o	Which of the following is a Pseudo instruction?				
(A) SP		(B) LXI			
(C) NO)P	(D) END			
f. A demul	A demultiplexer can be used as				
(A) En	coder	(B) Decoder.			
(C) Mu	ıltiplexer.	(D) None of the above	e		
g. Excess-3	Excess-3 equivalent representation of $(1234)_{H}$ is				
(A) (12	$(37)_{Ex-3}$	(B) (4567) _{Ex-3}			
(C) (79		(D) (4663) _{Ex-3}			
h. Which o	f the memory holds the	information when the Power S	upply is switched off?		
(A) Sta (C) EE	atic RAM ROM	(B) Dynamic RAM(D) None of the above			
i. Minimun	Minimum no. of NAND gate required to implement a Ex-OR function is				
(A) 2		(B) 3			
(C) 4		(D) 5			
j. Which o	Which of the following interrupt is maskable?				
(A) IN		(B) RST 7.5			
(C) TR.	AP	(D) Both (A) and (B)			

Each question carries 16 marks.

Code: AC07

Q.2	a.	Explain direct mapping of cache memory system.	(7)			
	b.	What do you mean by locality of reference?	(3)			
	c.	A virtual memory system has an address space of 8K words, memory space of 4K words and Page & Block size of 1K words. following page reference changes occur during a given time interval 4, 2, 0, 1, 2, 6, 1, 4, 0, 1, 0, 2, 3, 5, 7				
		Determine the four pages that are resident in main memory after each Pag FIFO				
		(ii) LRU.	(6)			
Q.3	a.	With neat block diagram, explain how DMA controller is initialised for DMA	data transfer. (7)			
	b.	How data is transmitted in synchronous serial communication system?	(3)			
		 c. How many characters per second can be transmitted over a 1200 bar Assume a character code is of eight bits. (i) Synchronous Serial Transfer 	nd line in asynchronous serial transmission in following modes.			
		(ii) Asynchronous Serial Transfer with 2 Stop bits.(iii) Asynchronous Serial Transfer with one Stop bit.	(6)			
Q.4	a	a. A computer uses a memory unit with 256K words of 32 bits each. A binstruction has four parts: an indirect bit, an operation code, a register code parts.				
		(i) How many bits are there in the operation code, the register code part and	d the address part?			
		(ii) Draw the instruction word format and indicate the number of bits in each (iii) How many bits are there in the data and address inputs of the memory?	part. (9)			
	b.	What is the difference between a direct and an indirect address instruction? instruction to bring an operand in to a processor register? (7)	How many references to memory are needed for each type of			
Q.:	5	a. With neat flow chart discuss the procedure for flow example. (10)	ating point multiplication. Explain with the help of an			
	b.	Design a Three-bit array multiplier. Use AND gates and binary adders.	(6)			
Q.6	a.	Write a Program to evaluate the arithmetic statement $P = \frac{(x - y + z) * (m * n - 0)}{0 + P * C}$				
		Q+R*S by using (i) Two address instructions				
		(ii) One address instructions				
		(iii) Zero address instructions.	(12)			
	b.	Convert the following arithmetic expression from infix notation to RPN. $A*B+B*(B*D+C*E). \label{eq:arithmetic}$	(4)			
Q. 7	a.	With neat block diagram explain the function of a microprogram sequencer.	(6)			
	b.	. What is subroutine? How is it executed by the processor? What is the impestablished? (10)	portance of subroutine Parameters and data linkage? How is it			
Q.8	a.	Design a 4-bit combinational incrementer and decrementer circuit.	(7)			
	b.	Show the hardware implementation of following statement. $xy T_0 + T_1 + y' T_2 : AR \leftarrow AR + 1$				
		where x, y are control functions and T_0 , T_1 , T_2 are T-states.	(7)			
	c.	Represent the given conditional control statement by two register transfer St	atements with Control functions			
	٠.	If $(P = 1)$, Than $R_1 \leftarrow R_2$ else if $(Q = 1)$ Than $R_1 \leftarrow R_3$.	(2)			

4/7/12 Code: AC07

- **Q.9** a. Implement a 2-bit multiplier circuit by using Multiplexers.
 - b. If $P = \sum (m_0, m_3, m_4, m_8, m_{12}, m_{13}, m_{15})$ and $Q = \Pi(M_1, M_4, M_5, M_{12}, M_{14})$, Then find the expression for $X = P \oplus Q$ in SOP & POS.

(8)