Code: C-07/T-07 Subject: COMPUTER ARCHITECTURE
Time: 3 Hours Max. Marks: 100

NOTE: There are 11 Questions in all.

• Question 1 is compulsory and carries 16 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.

 Answer any THREE Questions each from Part I and Part II. Each of these questions carries 14 marks.

Q.1	Cł	noose the correct or best alte	(2x8)				
	a.	Which logic is known as universal logic?					
		(A) PAL logic(C) MUX logic	(B) NAND logic(D) Decoder logic				
	b. The time for which the D-input of a D-FF must not change after the clock is applied						
		(A) Hold time.(C) Transition time.	(B) Set-up time.(D) Delay- time.				
	c.	How many memory chips of (128×8) are needed to provide a memory capacity of 4096×16 ?					
		(A) 64 (C) 32	(B) 16(D) None of these				
	d.	d. In addition of two signed numbers, represented in 2's complement form generates an					
		 (A) A ⋅ B = 0 (C) A ⊕ B = 1 Where A is the carry in to the 	(B) $A \oplus B = 0$ (D) $A + B = 1$ sign bit position and B is the carry out	of the Sign bit position.			
	e.	e. Addition of $(1111)_2$ to a 4 bit binary number 'A' results:-					
		(A) Incrementing A(C) No change	(B) Addition of (F)_H(D) Decrementing A				
	f. In a microprocessor system, suppose, TRAP, HOLD, RESET Pin got activated a while the processor was executing some instructions, then it will first respond to						
		(A) TRAP (C) RESET	(B) HOLD(D) None				
	g.	Pseudo instructions are					

(B) Logical instructions.

(D) Instructions to assembler.

(A) Machine instructions.

(C) Micro instructions.

h. An attempt to access a location not owned by a Program is called

		(A) Bus conflict.(C) Page fault.		` ′	lress fault. rating sys				
				PART I					
	Answer any THREE Questions. Each question carries 14 marks.								
Q.2	a.	Design a two bit of the Flipflop does repeats. (6)	not change.			-			
	1	b. Design a comb binary input is 0, is 4, 5, 6 and	1, 2 or 3, the b	inary output is t	wo greate	er than the	input. When		
	c.	If $Y = \sum_{i=1}^{n} (m_{i}, m_{i})$. Express the Boo Product of Sum (2)	lean expression						
Q.3	a.	A RAM chip 40 circuit Package? the main feature company (6)	Draw a block	diagram and lab				_	
	b.	The RAM IC as	described abov	ve is used in a r	nicronroc	essor syste	em havino 16	bit address li	ine
	υ.								
		and 8-bit data line. It's enable-1 input is active when $^{A}_{15}$ and $^{A}_{14}$ bits are 0 & 1 and enable-2 input is active when $^{A}_{13}$, $^{A}_{12}$ bits are 'X' and 'O'. What shall be the range of addresses that							
		input is active wh is being used by t		bits are 'X' and	l 'O'. W	hat shall be	e the range o (4)	faddresses th	at
	c.	Implement a full s	ubstractor logic	by using 4:1 m	ux.		((4)	
Q.4	8	a. Derive the circ	cuit for a 3 bit	parity generate	or and 4-1 (4)	bit parity o	checker using	g an even par	ity
	b. What is micro operations? Give suitable examples of some four types of micro operations. (3)					s.			
	c.		are realization corement etc.	of 4-bit arithmet Give (7)		_	doing additicable and		on, its

Give the comparison between & examples of hardwired control unit and microprogrammed

(4)

control unit.

Q.5

- b. What do you mean by Fetch cycle, instruction cycle, machine cycle, interrupt acknowledgement cycle. (6)
 - c. Explain in brief, how a digital computer system works in a interrupt driven input-output programming. (4)
- **Q.6** Design a CPU that meets the following specifications:

It can access 64 words of memory, each word being 8-bit long. The CPU does this by outputting a 6-bit address on its output pins A[5,....0] and reading in the 8-bit value from memory on inputs D[7,....0]. It has one 8-bit accumulator, 8-bit address register, 6-bit program counter, 2-bit instruction register, 8-bit data register.

The CPU must realise the following instruction set:

(14)

<u>Instruction</u>	Instruction Code	<u>Operation</u>
ADD AND JMP INC	00 AAAAAA 01 AAAAAA 10 AAAAAA	$AC \leftarrow AC + M [AAAAAA]$ $AC \leftarrow AC \land M [AAAAAA]$ $Go to AAAAAA$ $AC \leftarrow AC + 1$

PART II Answer any THREE Questions. Each question carries 14 marks.

- Q.7 a. What do you mean by software & hardware interrupts? How these are used in a microprocessor system? (5)
 - b. What are the reasons of Pipe-Line conflits in a Pipe Lined processor? How are they resolved? (5)
 - c. Explain the difference between a subroutine & macro. (4)
- Q.8 a. With neat block diagram explain the working of a microprogram sequencer for control memory. (7)
 - b. Discuss different methods used for specifying micro operations in micro operation field of micro code. State their merits and demerits. (7)
- Q.9 a. With neat flow chart, explain the procedure for division of floating point numbers carried out in a computer. (8)
 - b. Give the flow table for register contents used in implementing booth's algorithm for the multiplier = -6 and multiplicant = +5.
- Q.10 a. What do you mean by initialisation of DMA controller? How DMA controller works? Explain with suitable block diagram. (7)

- b. The access time of a cache memory is 120 ns and that of main memory 900 ns. It is estimated that 80% of the memory requests are for read and remaining 20% for write. The hit ratio for read access only is 0.9. A write-through procedure is used
 - (i) What is the average access time of the system considering only memory read cycles?
 - (ii) What is the hit ratio taking in to consideration the write cycles?
 - (iii) What is the average access time of the system for both read and write requests. (7)

Q.11

Write short notes on any TWO of the followings:-

- (i) DMA data transfer.
- (ii) Handshaking method of data transfer.
- (iii) Isolated Vs memory mapped I/O.
- (iv) RISC architecture.

 $(7 \times 2 = 14)$