and leaved only night but

Total Pages: 3

8514

## BT-5/DX

m basets six herfaunte (T) addition but a es fisson

see if you can find any orrors in the following

### MICROPROCESSOR AND INTERFACING Paper: ECE-311(E)

[Maximum Marks: 100 Time: Three Hours]

Note: Attempt five questions in all, selecting one question from each unit. All questions carry equal marks.

#### UNIT-I

- Write the historical steps of generation of 1. (a) 6 microprocessors.
  - Differentiate between RISC and CISC. 7
  - (c) Write the applications of microprocessor. 7
- (a) Draw the block diagram of internal architecture of 2. 8086 and explain the function of each unit in detail.

10

(b) Explain the microprocessor bus types & buffering 10 technique.

# UNIT-II A THEAT XA

What is the use of data transfer instruction? Explain 3. (a) the following instructions with suitable example: (i) MOV (ii) POP (iii) LEA (iv) AAA (v) LDS/LES.

10

	(b)	WAP to add two multibyte numbers and store the
T.E.	do	result as a third number. The numbers are stored in
		the form of byte lists stored with the lowest byte
		first. A 1921 VILLA SON AND ON TORON 1 10
1.	(a)	List three methods of passing parameters to a
	Pr.An	procedure. Give the advantages and
101	neds	disadvantages of each method. 10
	(b)	See if you can find any errors in the following
	(0)	instructions or group of instructions :
		(i) CNTDOWN: MOV BL, 72H
		DEC BL
		JNZ CNTDOWN
		(ii) REP ADD AL 07
		(iii) JMP BL
		(iv) ADD CX, AL
	n de	(v) DIV AX, BX in malaya bana dalah 5
	(c)	What is the difference between the following
		instructions : was a superson of instruction of
		MOV AX, TABLE ADDR and LEA
		AX,TABLE_ADDR 5
		UNIT-III
	(a)	Draw and explain the timing waveforms for read
	COLL	and write operations of 8086 in maximum mode.
		12
22.21	THE PARTY OF	

Design and interface between 8086 CPU and two chips of 16K × 8EPROM and two chips of 32K × 8RAM. Select the starting address of EPROM in F8000H. The RAM address must start at 00000H. 08 Write short notes on the following:

Addressing decoding technique.

(ii) DRAM controller.

 $7 \times 2 = 14$ 

Differentiate between SRAM and DRAM. 06

#### UNIT-IV

Draw a schematic hardware circuit for interfacing five 7 segment displays (common cathode) with 8086 using output ports. Display numbers 1 to 5 on them continuously. The seven segment codes are stored in a look-up table serially at the address 2000 to 0000H onwards starting from code for 1.

(b) Draw the internal architecture of USART and explain the operating modes in detail. 10

Write short notes on any two:

Discuss various types of interrupts in 8086 with suitable example. 10

Programmable DMA interface 8237.

(c) Microcomputer video displays.

10

10