
## **MODULE - V**

- IX a) Explain the Basic principles of a Difference Amplifier & distinguish between
  - (i) Common signal Mode of operation &
  - (ii) Differential signal mode of operation.


Define CMRR. (10)


b) Identify each Op-Amp stage & calculate the output voltages  $V_1, V_2 \& V_3$ . Calculate the currents  $I_1 \& I_2$  (10)



OR

- X a) Draw a schematic diagram of an Integrated circuit Op-Amp system & explain the function & important characteristics of each stage. (8)
  - b) Compare the following charactersitics of an Ideal Op-Amp with those of Real (practical Op-Amp by giving typical values.
    - (i) output offset voltage, (ii) Input Bias currents
    - (iii) Open loop voltage gain. (6)
  - c) Determine the closed loop voltage gains & the input resistance of the Op-Amp circuits given (6)







Code No. BTS 005(C)

B.Tech. Degree III Semester Examination in Computer Science and Engineering, January 2001

CS 305 ELECTRONIC CIRCUITS

Time: 3 Hours

I

II

Max. Marks: 100

Instructions: 1) Answer 5 questions choosing one question from each Module.

- 2) Each question carries 20 marks
- 3) Draw neat sketches, circuit diagrams, where they are required.

## **MODULE - I**

a) Sketch the input and output characteristics of an NPN silicon Transistor & indicate the different regions of operation on the characteristics. Draw a suitable circuit which may be used to obtain the input & output characteristics of an NPN transistor in CE configuration. Write equations for the input current, output current and collecter - emitter voltage, in the circuit that you have drawn. (10)

b) Calculate the output collector current &  $I_{CEO}$  for an NPN transistor in CE configuration if  $I_B = 50 \mu A$ ,  $\beta = 80$ ,

I<sub>CBO</sub> = 200nA.

In the circuit shown calculate I<sub>R</sub>, I<sub>L</sub> & I<sub>Z</sub>. Calculate the maximum power dissipation in the zener diode.

 $R = 220 \Omega$  = 25Volts  $R_{L} = 470 \Omega$ 

OR

a) Explain the following with reference to JFET. (i) Pinch - off voltage, (ii) I<sub>DSS</sub>, (iii) Gate - source cut off voltage (iv) Transconductance. (10)

b) Draw an UJT circuit which can be used to obtain the Emitter characteristics. Draw a set of Emitter characteristics of an UJT & indicate all the salient features.

(P.T.O)

**(5)** 

**(5)** 

Write the "Shockley's equation" for the drain current of a c) JFET. Calculate  $I_D$ . If  $I_{DSS} = 10$ mA, &  $V_D = 4$  Volts at  $V_{as} = -1V$ 

# (5)

## **MODULE - II**

- Draw the following Transistor Biassing circuits & write equations to show the calculations of DC Quiescent state currents & voltages.
- **Fixed Bias Circuit** (i)

Ш


IV

V

a)

a)

- (10)Collector to Base Biassing Circuit. (ii)
- Calculate I<sub>B</sub>, I<sub>C</sub>, I<sub>E</sub>, V<sub>B</sub>, V<sub>E</sub>, V<sub>C</sub> & V<sub>CE</sub> for the Transistor b) circuit shown. Assume the Transistor to be silicon. In what region does the Trnasistor operate? (10)



Sketch an RC coupled Amplifier circuit which is operated a) in the CE configuration & explain how this circuit operates as an amplifier. Draw the input base signal, collector current & collector voltage waveform. Indicate how you can draw the load line (DC') for the circuit you have drawn.

Draw a common Emitter Amplifier circuit using a voltage b) divider type of Biass - using the approximate h-parameter (10) equivalent circuit. Derive expressions for Rip, Av, Ai & Ro

#### **MODULE - III**


What are the advantages of Negative Feed back? With schematic diagrams illustrate the different types of Feed back mechanisms employed in amplifier circuits. Contd....3

- b) With suitable circuit diagrams, bring out the important differences between
  - (i) Differentiating & Integrating circuits.
  - (ii) Clipping & clamping circuits.

#### OR

- VI a) With a neat sketch illustrate & explain the following pulse characteristics
  - (i) Rise time (ii) Over shoot (iii) Ringing, (iv) Fall time & (v) under short. (10)
  - b) Explain how an NPN silicon Transistor may be used as a

In the circuit shown, calculate the Maximum collector current, Maximum & Minimum collector voltages, when the input pulse is applied. Assume  $V_{BE(sat)} = 0.7 \text{ V } V_{CE(sat)} = 0.1 \text{ V}$ . Sketch the collector current & collector voltage wave forms assuming the Rise and fall times of i<sub>c</sub> as equal to 25% of Input pulse width. (10)



### **MODULE - IV**

VII

(10)

a)

- With suitable diagrams, explain the differences between Class-A, Class-B & Class-C types of Power Amplifiers. (10)
- Draw a complementary symmetry push pull circuit & explain b) its operation with relevant wave forms. (10)

#### OR

- VIII a) Explain with a neat schematic diagram how a sinusoidal oscillator can be built. Establish the Bark Hausen's criteria, for sustained oscillations, starting from Basic Fundamentals. (10)
  - b) Calculate the Gain of the amplifier necessary so as to satisfy the Bark Hausen's criteria, if the Feed back used in the system is 5%. (5)
  - (5) c) Compare the LC oscillators with crystal oscillators.

Contd...4

(10)