12/31/11 Code: A-20

Code: A-13

Subject: COMPUTER ENGINEERING

December 2005

Time: 3 Hours

Max. Marks: 100

NOTE: There are 9 Questions in all.

- Question 1 is compulsory and carries 20 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else.
- Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks.
- Any required data not explicitly given, may be suitably assumed and stated.

Q.1 Choose the correct or best alternative in the following:

(2x10)

- a. The PCI bus system can transfer data at a rate of
 - (A) 130 MB per second at 66 MHz.(B) 133 MB per second at 66 MHz.
 - (C) 130 MB per second at 33 MHz.(D) 166 MB per second at 33 MHz.
- b. 8259 is a
 - (A) Direct memory access controller.
 - **(B)** Programmable interrupt controller.
 - (C) Microcontroller.
 - **(D)** Microprocessor.
- c. Decimal equivalent of hexadecimal number 2B6D is
 - **(A)** 11611.

(B) 11126.

(C) 22633.

- **(D)** 11117.
- d. The function of memory management unit is
 - (A) to convert the logical memory address into the physical address.
 - **(B)** to convert the physical memory address into the device address.
 - (C) to convert the hexadecimal number to binary number.
 - **(D)** interrupt the CPU.
- e. The memory used to implement cache is
 - **(A)** EDO

(B) SDRAM

(C) DRAM

- (D) SRAM
- f. The 8086 has a flag register of

12/31/11 Code: A-20

	(A) 9 bit. (C) 64 bit.		(B) 32 bit. (D) 16 bit.		
	(C) 04 Oil.		(D) 10 Oit.		
g.	en received over a serial data line: E1H, 20H, 72 H.				
	If these bytes were encoded using even parity, which statement is correct.				
	(A) E1H has	error.	(B) 20H has error.		
	(C) 72H has 6	error.	(D) all the bytes have errors.		
h.	n. With respect to 8085 instruction RAL, which of the following is not correct				
(A) Bit D_7 is shifted to D_0 .					
	(B) Bit D_7 is shifted to carry bit and carry bit is shifted to D_0 .				
	(C) Bit D_0 is shifted to carry bit and carry bit is shifted to D_7 .				
i.	i. How many stage instruction pipeline used by members of the P6 processors?				
	(A) 16.		(B) 32.		
	(C) 12.		(D) 24.		
j.	EISA bus has	3			
(A) 64 address lines and 32 data lines.					
	(B) 32 address lines and 64 data lines.				
	(C) 64 address lines and 64 data lines.				
	(D) 32 addre	ess lines and 32 data lin	nes.		
Answer any FIVE Questions out of EIGHT Questions.					
		Each ques	tion carries 16 marks.		
a.	Define the foll	lowing terms:			
	(i)	Hardware			
	(ii)	Program			
	(iii)	Firmware			
	(iv)	Compiler			

(v)

Virtual memory

Q.2

12/3

31/11		Code: A-20	
	(vi) BIOS		(8)
	•	disk? What is its advantage over magne off sectored and hard sectored floppies	
Q.3	a. Write down the major feat processors.	atures of RISC Microprocessors. How (8)	they are different from CISC
	b. What do you understar power PC processors?	nd by addressing modes? What are the (8)	e various addressing modes of
Q.4	algorithm/flowchart and as	red in consecutive memory locations seembly language program (8085) to ries generated while adding the data by memory locations	add all the data bytes. Use
		the floating point representation for 32 e? Write the major capabilities of Lotus	
Q.5	a. Draw and explain the timin is stored at memory locatio	g diagram of the instruction MVI A, 32 ns 2000H and 2001H.	2H. Assume that the instruction (8)
	b. Compare synchronous and	asynchronous modes of serial communi	ication. (8)
Q.6		nitialise the counter 2 of 8254 in mode (hat reads counts on the fly and when returns to	
	b. What do you mean by pro 8086 microprocessor.	gramming model of a microprocessor? (8)	Explain it with reference to the
Q.7	a. Write a subroutine to tran the SOD line.	smit an ASCII character, which is store (8)	ed in register B of 8085, using
	b. What is cache memory? Very employed. Explain any one	What are the various mapping technique of them in detail. (8)	es used when cache memory is
Q.8	a. Describe the function of the(i) DCX H(iii) POP B	following instructions of 8085. (ii) CMC (iv) SHLD 4451	(8)

12/31/11 Code: A-20

b. (i) Draw and Explain the block diagram of 8255 PPI(Programmable Peripheral Interface). (5)

- (ii) Write and explain any one standard used for serial communication. (3)
- Q.9 Write explanatory notes on (ANY FOUR)
 - (i) Addressing modes
 - (ii) Interrupt structure of 8085
 - (iii) AMD processors
 - (iv) PCI bus structure.
 - (v) PC/XT architecture
 - (vi) LCD and LED displays

(4x4)