4/7/12 Code: A-20

Code: C-07/T-07 **Subject: COMPUTER ARCHITECTURE** Time: 3 Hours **June 2006** Max. **Marks: 100 NOTE:** There are 9 Questions in all. Question 1 is compulsory and carries 20 marks. Answer to Q. 1. must be written in the space provided for it in the answer book supplied and nowhere else. Out of the remaining EIGHT Questions answer any FIVE Questions. Each question carries 16 marks. Any required data not explicitly given, may be suitably assumed and stated. (2x10)**Q.1** Choose the correct or best alternative in the following: Which of the following expression is not equivalent to \bar{x} ? (A) x NAND x **(B)** x NOR x **(C)** x NAND 1 **(D)** x NOR 1 b. Word 20 contains 40 Word 30 contains 50 Word 40 contains 60 Word 50 contains 70 Which of the following instructions does not, load 60 into the Accumulator (A) Load immediate 60 **(B)** Load direct 30 (C) Load indirect 20 **(D)** both (A) & (C) c. An interrupt for which hardware automatically transfers the program to a specific memory location is known as (A) Software interrupt **(B)** Hardware interrupt **(C)** Maskable interrupt **(D)** Vector interrupts d. Synchronous means (A) At irregular intervals **(B)** At same time (D) None of these **(C)** At variable time

- **(B)** n

'n' Flip flops will divide the clock frequency by a factor of

(A) n² (C) 2ⁿ

(D) log(n)

4/7/12 Code: A-20

_	f.	In DMA the data transfer is controlled	d by					
		(A) Microprocessor(C) Memory	(B) RAM(D) I/O devices					
	g.	The number of instructions needed to add n numbers and store the result in memory using only one address instructions is						
		(A) n (C) n +1	(B) n −1(D) Independent of n					
	h.	Negative numbers can not be represented in						
		(A) Signed magnitude form(C) 2's complement form	(B) 1's complement form(D) 8-4-2-1 code					
	i.	Which of the following architecture is/are not suitable for realizing SIMD						
		(A) Vector Processor(C) Von Neumann	(B) Array Processor(D) All of the above					
	j.	In Boolean expression A+BC equals						
		(A) $(A + B)(A + C)$ (C) $(A + B)(A' + C)$	(B) (A'+B)(A'+C)(D) (A+B)C					
		•	stions out of EIGHT Questions. on carries 16 marks.					
Q.2		a. What is Excitation Table. List the FF.	he Excitation Tables for SR-FF, JK-FF, (6)	D-FF and T-				
	b.	Simplify the Boolean function F togeth (i) Sum of Products $F(w,x,y,z) = \sum (0,1,2,3,7,8,10)$ $D(w,x,y,z) = \sum (5,6,11,15)$	her with don't care condition D in (ii) Product of Sums					
		(10)						
Q.3	a.	Design a 3×8 decoder with the help	of two 2×4 decoders.	(6)				
		b. Design a Binary Incrementer ar(10)	nd Binary Decrementer.					
$\mathbf{O}A$	2	How does a basic computer handle	an interrunt? Evnlain what hannens during	the interrupt with				

iete-elan.ac.in/QPjune06/C07-6-J06.htm

/12			the help statements.	of	an	Code: A-20 example.	Also, (10)	give	the	register	transfer
		b.	Explain all the	phases of	instructi	on cycle.				(6)	
	Q.5		a. Explain chart).	working (10)	of Two	Pass asser	nbler. (exp	plain both	n pass1	and pass2	with flow
 b. Write an assembly language program to multiply two positive numbers by a repeated adding times. (6) 											
	Q.6	a.	Differentiate b	Autoinc	rement a	ing: and Autodec ot and Subro		_	ode.	(6)	
	b. What is a microinstruction? Write a microinstruction code format and explain a it. (5)									explain all tl	ne fields in
		c.	What is a mici	roprogram	? Write	a microprog	ram for the f	etch routi	ne.	(5)	
	Q.7	ε	n. Formulate performed in		_	struction pip	beline for a	computer (8)	. Speci	ify the opera	tion to be
		b.		emory orga DM Chi		How man	_			8×8 RAM (required to	_
	Q.8	a.	Write a gene Numbers.	eral algorit	hm and	flow chart fo	or addition a		action of	f two signed	magnitude
		b.	Ram wants to hand brake or gates. (4)	•	•	•				•	
	Q.9		Write short no	otes on foll	owings						

(i)

(ii)

(iii)

(iv)

Daisy chaining priority.

Direct Memory Access.

Associative Memory.

Handshaking method for data transfer.

(4*4 = 16)

4/7/12 Code: A-20